欢迎来到收音机爱好者资料库! | 帮助中心 忘不了收音机那份情怀!
收音机爱好者资料库
全部分类
  • 德国收音机>
  • 国产收音机>
  • 日本收音机>
  • 国外收音机>
  • 进口随身听>
  • 卡座/开盘/组合/收录机>
  • CD/VCD/DVD/MD/DAC>
  • DAT/LP唱机>
  • 功放/音响/收扩>
  • 老电视>
  • ImageVerifierCode 换一换

    HHB-CDR830-cdr-add 维修电路原理图.pdf

    • 资源ID:157886       资源大小:569.24KB        全文页数:15页
    • 资源格式: PDF        下载积分:18积分
    会员登录下载
    三方登录下载: QQ登录
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    HHB-CDR830-cdr-add 维修电路原理图.pdf

    SERVICE MANUAL ADDENDUM RadioFans.CN 收音机爱 好者资料库 2CONTENTS OPERATIONAL DESCRIPTION.page 3 SPECIFICATIONS.page 5 BALANCED ANALOGUE INTERFACE CIRCUIT.page 6 WORDCLOCK AND BALANCED DIGITAL INTERFACE CIRCUIT.page 7 830PLUS PCB LAYOUT.page 8 IC DESCRIPTIONpage 9 CONNECTION & WIRING INFORMATION. page 11 PARTS LIST.page 14 RadioFans.CN 收音机爱 好者资料库 3OPERATIONAL DESCRIPTION Additional features of the CDR830 PLUS - Word clock input - Balanced digital input - Balanced digital output - Balanced analogue inputs with selectable line/microphone gain settings - Balanced analogue outputs - Parallel remote input WORD CLOCK INPUT In todays digital studio environment, it is becoming more and more important to be able to lock/synchronise all digital equipment to a common sampling frequency or house clock. The effects of unlocked equipment are all too noticeable as signal degradation, crackles and pops as machines clock at different rates. The CDR830 PLUS automatically detects whether there is a valid word clock signal connected to its word clock BNC input connector and if so, routes all digital outputs via a sample rate converter that is locked to the same sampling frequency as the word clock input signal. If no valid word clock is detected at the input, then digital outputs will be clocked out at the 830s internal clock sampling frequency of 44.1khz. Note: When locked to an external word clock source, the digital outputs do not transmit p/q sub-code information. BALANCED DIGITAL INPUT The balanced digital input is compatible with both consumer and professional interface protocols. It has the electrical characteristics of a professional balanced interface (110 ohm input impedance). In order to select the balanced digital input as source, perform the following: - Set the rear panel switch labelled SW2 to position 1. BAL - Use the front panel INPUT SELECTOR to select COAXIAL. BALANCED DIGITAL OUTPUT The balanced digital output has the electrical characteristics of a professional balanced interface, the format characteristics of a consumer interface and is always active. BALANCED ANALOGUE INPUTS It is possible to record balanced line or microphone level analogue inputs. In order to select a line level balanced analogue input as source, set the rear panel switch labelled SW1 to position 2. BAL +4. Use the front panel INPUT SELECTOR to select ANALOG. In order to select a mono or stereo microphone as source, set the rear panel switch labelled SW1 to position 3. BAL -60. Use the front panel INPUT SELECTOR to select ANALOG. 4BALANCED ANALOGUE OUTPUTS The balanced analogue outputs have an output level of +18dBu for 0dBFS. PARALLEL REMOTE INPUT (DIN 8 pin) By connecting the circuit shown below, remote control operation of this unit is possible with external switches. The parallel remote control has priority over the wireless remote control. When the same buttons are pressed at the same time on both units, operation with the parallel remote control will have priority. REMOTE CONFIGURATIONGROUNDPLAY / PAUSESTOPAUTO / MANUALRECORDINPUT SELECTORFFWDREW 61425378MONITOR 5SPECIFICATIONS Balanced Digital Output: Impedance 110 ohm Amplitude 4Vp-p 110 ohm load Balanced Digital Input: Impedance 110 ohm Word Clock Input Operating Frequency 32KHz to 48KHz Balanced analogue inputs (LINE; +4) Level required for 0dBFS (gain max) +5dBu +/- 1dB Frequency response 10hz to 20khz +/-1dB THD+N 0.01% Balanced analogue inputs (MIC; -60) Level required for 0dBFS (gain max) -57dBu +/- 1dB Frequency response 20hz to 20khz +/-2dB MIC EIN -119dB A Weighted +/-1dB THD+N 0.1% Unbalanced analogue inputs (LINE; -8) Level required for 0dBFS (gain max) -8dBu +/- 1dB Balanced analogue outputs 0dBFS gives +18dBu into a 10k load. Unbalanced analogue outputs 0dBFS gives +8dBu into a 10k load. NOTE: The specifications and design of this product are subject to change without notice, due to improvements. 6BALANCED ANALOGUE INTERFACE CIRCUIT 7WORDCLOCK AND BALANCED DIGITAL INTERFACE CIRCUIT 8830PLUS PCB LAYOUT 9IC DESCRIPTION CS8420 IC4 10 TC9246F IC5 11CONNECTION & WIRING INFORMATION 830 PLUS PCB 830 PLUS PCB END CONNECTED TO: (see FIG 1 and FIG 2) CON3 CN801 (Audio pcb) CON4 CN807 (Analogue record level pcb) CON7 Pin1 C431 negative side (Audio pcb) CON7 Pin2 C432 negative side (Audio pcb) CON7 Pin3 W119 (GND) (Audio pcb) CON7 Pin4 W120 (V+12) (Audio pcb) CON7 Pin5 W121 (V-12) (Audio pcb) CON8 Pin1 Pad vacated by R473 (CN401 end) (Underside of Audio pcb) CON8 Pin2 Pad vacated by R473 (other end) (Underside of Audio pcb) CON8 Pin3 W108 (JA603 end) (Audio pcb) CON8 Pin4 W108 (C610 end) (Audio pcb) CON8 Pin5 W127 via 22 ohm resistor. (Audio pcb) CON8 Pin6 W122 (V+5A) (Audio pcb) CON8 Pin7 W119 (GND) (Audio pcb) CON8 Pin8 W101 (GND) (Audio pcb) 12 FIG.1 FIG.2 13PARALLEL REMOTE WIRING Parallel Remote 8-pin DIN socket - REAR VIEW73524168COM 14PARTS LIST COMPONENT NUMBER PART NUMBER BALANCED ANALOGUE INTERFACE CIRCUIT SEMICONDUCTORS IC1, IC2, IC3 MC33079 CAPACITORS C1, C2, C9, C10, C5, C6, C13, C14 SM1NF C3, C4, C11, C12, C46, C47 NP10UF C21, C22 P10UF C7, C8, C15, C16 SM100PF C17, C18, C19, C20 SM22PF RESISTORS R1, R4, R15, R18 SM1K2 R3, R17 SM330R R2, R5, R16, R19 SM4K7 R6, R7, R13, R14, R20, R21, R27, R28 SM10K R11, R12, R25, R26, R8, R9, R22, R23, R30, R31, R32, R36, R37, R38 SM47K R29, R35 SM33K R33, R34, R39, R40 SM33R OTHER SW1 SW1 CON3 CON3 CON4 CON4 CON7 CON7 CON1, CON2 XLR3-F CON5, CON6 XLR3-M WORDCLOCK AND BALANCED DIGITAL INTERFACE SEMICONDUCTORS IC4 CS8420 IC5 TC9246F IC6 SN75LBC180 IC7, IC8 74HCT00 CAPACITORS C29 SM33PF 15C30 SM15PF C31 SM10NF C32, C33, C24, C25 SM220NF C26 SM6N8F C27 SM1N5F C23, C34, C28, C37, C35, C48 SM100NF C36, C49 P100UF C42, C43, C44, C45 SM100PF C38, C39, C40, C41 SM1UF RESISTORS R47, R52, R54, R55, R56 SM47R R41, R43, R44, R45 SM47K R42 SM1K8 R48 SM1K5 R49 SM220K R50, R51 SM100R R53 SM110R OTHER SW2 SW2 CON10 XLR3-F CON11 XLR3-M CON8 CON8 CON9 CON9 L1, L2 SM47UH BNC BNC 8-PINDIN 8-PINDIN

    注意事项

    本文(HHB-CDR830-cdr-add 维修电路原理图.pdf)为本站会员(cc518)主动上传,收音机爱好者资料库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知收音机爱好者资料库(点击联系客服),我们立即给予删除!

    温馨提示:如果因为网速或其他原因下载失败请重新下载,重复下载不扣分。




    ADZZ
    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2023 收音机爱好者资料库 版权所有
    备案编号:鄂ICP备16009402-5号

    收起
    展开