欢迎来到收音机爱好者资料库! | 帮助中心 忘不了收音机那份情怀!
收音机爱好者资料库
全部分类
  • 德国收音机>
  • 国产收音机>
  • 日本收音机>
  • 国外收音机>
  • 进口随身听>
  • 卡座/开盘/组合/收录机>
  • CD/VCD/DVD/MD/DAC>
  • DAT/LP唱机>
  • 功放/音响/收扩>
  • 老电视>
  • ImageVerifierCode 换一换

    Teac-PD-H300C-Service-Manual电路原理图.pdf

    • 资源ID:87800       资源大小:1.77MB        全文页数:15页
    • 资源格式: PDF        下载积分:18积分
    会员登录下载
    三方登录下载: QQ登录
    账号:
    密码:
    验证码:   换一换
      忘记密码?
        
    友情提示
    2、PDF文件下载后,可能会被浏览器默认打开,此种情况可以点击浏览器菜单,保存网页到桌面,就可以正常下载了。
    3、本站不支持迅雷下载,请使用电脑自带的IE浏览器,或者360浏览器、谷歌浏览器下载即可。
    4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩,下载后原文更清晰。
    5、试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。

    Teac-PD-H300C-Service-Manual电路原理图.pdf

    Compact Disc Player PD-H300C RadioFans.CN 收音机爱 好者资料库 RadioFans.CN 收音机爱 好者资料库 SERVICE MANUAL 3 TC9432AF/ TC9462AF (Digital Signal Processor) PIN No.NAMEI/OFUNCTIONAL DESCRIPTIONREMARKS TEST0 HSO UHSO EMPH LRCK VSS BCK AOUT DOUT MBOV IPF SBOK CLCK VDD VSS DATA SFSY SBSY SPCK SPDA COFS MONIT VDD TESIO0 P2VREF HSSW ZDET PDO TMAXS TMAX With pull-up resistor. - - - - - - - - - - - - - - - - - - - - - - - 2-state output (PVREF,HiZ) - 3-state output (P2VREF,PVREF,VSS) - 3-state output (P2VREF,HiZ,VSS) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Test mode terminal. Normally, keep at open. Playback speed mode flag output terminal. Subcode Q data emphasis flag output terminal. Emphasis ON at “H” level and OFF at “L” level. The output polarity can invert by command. Channel clock output terminal. (44.1 kHz) L-ch at “L” level and R-ch at “H” level. The output polarity can invert by command. Digital GND terminal. Bit clock output terminal. (1.4112 MHz) Audio data output terminal. Digital data output terminal. Buffer memory over signal output terminal. Over at “H” level. Correction flag output terminal. At “H “ level, AOUT output is made to correction impossibility by C2correction processing. Subcode Q data CRCC check adjusting result output terminal. The adjusting result is OK at “H” level. Subcode PW data readout clock input/outputtermi- nal. This terminal can select by command bit. Digital power supply voltage terminal. Digital GND terminal. Subcode PW data output terminal. Playback frame sync signal output terminal. Subcode block sync signal output terminal. Processor status signal readout clock output terminal. Processor status signal output terminal. Correction frame clock output terminal. (7.35 kHz) Internal signal (DSP internal flag and PLL clock) output terminal. Selected by command. Digital power supply voltage terminal. Test input/output terminal. Normally, keep at “L” level. PLL double reference voltage supply terminal. 2/4 times speed at “VREF” voltage. 1 bit DA converter zero detect flag output terminal. Phase difference signal output terminal of EFM signal and PLCK signal. TMAX detection result output terminal. Selected by command bit (TMPS). TMAX detection result output terminal. Selected by command bit (TMPS). - O O O O - O O O O O O I/O - - O O O O O O O - I - O O O O O UHSOHSOPLAYBACK SPEED HHNormal HL2 times LH4 times LL- DIFFERENCE RESULTTMAX OUTPUT Longer than fixed ferq.“P2VREF” Shorter than fixed freq.“VSS” Within the fixed freq.“HiZ” SERVICE MANUAL 5 PIN No.NAMEI/OFUNCTIONAL DESCRIPTIONREMARKS DMOUT CKSE DACT TESIN TESIO1 VSS PXI PXO VDD XVSS XI XO XVDD DVSR RO DVDD DVR LO DVSL TEST1 TEST2 TEST3 BUS0 BUS1 BUS2 BUS3 VDD VSS BUCK CCE TEST4 TSMOD RST With pull-up resistor. With pull-up resistor. With pull-up resistor. Analog input. Analog input. - - - - - - - - - - - - - With pull-up resistor. With pull-up resistor. With pull-up resistor. Schmit input. With pull-up resistor. - - Schmit input. Schmit input. With pull-up resistor. With pull-up resistor. With pull-up resistor. 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 This terminal controls IO0IO3 terminal. At “L” level time, IO0, 1 out feed equalizer signal of 2-state PWM. IO2, 3 out disk equalizer signal of 2-state PWM. Normally, keep at open. DAC test mode terminal. Normally, keep at open. Test input terminal. Normally, keep at “L” level. Test input/output terminal. Normally, keep at “L” level. Digital GND terminal. Crystal oscillator connecting input terminal for DSP. Normally, keep at “L” level. Crystal oscillator connecting output terminal for DSP. Digital power supply voltage terminal. Oscillator GND terminal for system clock. Crystal oscillator connecting input terminal for system clock. Crystal oscillator connecting output terminal for sys- tem clock. Oscillator power supply voltage terminal for system clock. Analog GND terminal for DA converter. (R-ch) R channel data forward output terminal. Analog supply voltage terminal for DA converter. Reference voltage terminal for DA converter. L channel data forward output terminal. Analog GND terminal for DA converter. (L-ch) Test mode terminal. Normal, keep at open. Test mode terminal. Normal, keep at open. Test mode terminal. Normal, keep at open. Micom interface data input/output terminal. Digital Ppower supply voltage terminal. Digital GND terminal. Micom interface clock input terminal. Command and data sending/receiving chip enable sig- nal input terminal.The bus line becomes active at “L” level. Test mode terminal. Normal, keep at open. Local test mode selection terminal. Reset signal input terminal. Reset at “L” level. I I I I I - I O - - I O - - O - - O - I I I I/O I/O I/O I/O - - I I I I I 6 SERVICE MANUAL 1 100 99 Micom Interface LPF 1bit DAC Clock generator Correction circuit 16K RAM Address circuit Digital out Sub code decoder PLL TMAXData slicer A / D VCO CLV servo RAM ROM Digital equalizer Servo control PWMD / A Automatic adjustment circuit Status Synchronous guarantee EFM decode Audio out circuit TEST 0 HSO UHSO EMPH LRCK VSS BCK AOUT DOUT MBOV IPF SBOK CLCK VDD VSS DATA SFSY SBSY SPCK SPDA COFS MONIT VDD TESIO 0 P2VREF HSSW ZDET PDO TMAXS TMAX XVDD XO XI XVSS VDD PXO PXI VSS TES I/N TES IO1 DACT CKSE DMOUT IO3 IO2 IO1 IO0 VSS VDD FLGD FLGC FLGB FLGA SEL 2VREF DM/O FVO FMO TEBC RFGC LPFN LPFO PVREF VCOREF VCOF AVSS SLCO RF1 AVDD RFCT RFZI RFRP EF1 SBAD TSIN TEI TEZI FOO TRO VREF RST TSMOD TEST4 CCE BUCK VSS VDD BUS3 BUS2 BUS1 BUS0 TEST3 TEST2 TEST1 DVSL LO DVR DVDD RO DVSR 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 234 807978777675747372717069686766656463626160595857565554535251 567891011121314151617181920212324222627252930 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 28 SERVICE MANUAL 7 PIN No. SYMBOLI/OFUNCTION DESCRIPTIONREMARKS Power supply input terminal. RF amplitude adjustment control signal input termi- nal. Controlled by 3-PWM signals. (PWM carrier = 88.2kHz) Open loop gain adjustment terminal for AGC amp. Main beam l-V amp input terminal. Main beam l-V amp input terminal. Sub beam l-V amp input terminal. Sub beam l-V amp input terminal. Monitor photo diode amp input terminal. Laser diode amp input terminal. Laser diode control signal input terminal and APC circuit ON/OFF control signal terminal. Tracking error balance adjustment signal input ter- minal. Controlled by 3-PWM signal. (PWM carrier = 88.2 kHz) Reference voltage (2VRO) output terminal. 2VRO = 4.2 V when Vcc = 5 V TE amp negative input terminal. TE error signal output terminal. Sub beam adder signal output terminal. Focus error signal output terminal. FE amp negative input terminal. RFRP output circuit suitching terminal. TA2150FN VCC RFGC GMAD FNI FPI TPI TNI MDI LDO SEL TEB 2VRO TEN TEO SBAD FEO FEN SEB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 - 3 signals input. (2VRO, VRo, GND) (Note 1) Connected to pin diode output B + D (through resistor) Connected to pin diode output A + C (through resistor) Connected to pin diode output F. Connected to pin diode output E. Connected to pin monitor photo diode. Connected to laser diode control circuit. 3 signals input. (Vcc, Hiz, GND) 3 signals input (2VRO, VRO, GND) - Connected to TEO through feedback resistor. - - - Connected to FEO through feedback resistor. Low (GND) is for normal use. - I l l l l l l O l l O l O O O l l SEL LEVEL APC CIRCUIT LDO DETECT FREQUENCY GNDOFF Connected to Vcc through resister (1 k ) Low HizONControl signal output Low VccONControl signal outputHigh SEB LEVEL GNDGNDGND GNDGNDGND BOTTON DETECTION PEAK DETECTION 8 SERVICE MANUAL PIN No. SYMBOLI/OFUNCTION DESCRIPTIONREMARKS Reference signal (VRO) output terminal. VRO = 2.1 V when Vcc = 5 V Track count signal output terminal. Time constant adjustment terminal for bottom detection. RFRP signal center level output terminal. Time constant adjustment terminal for peak detec- tion. Input terminal for track count signal output amp. Output terminal for RF signal amplitude adjust- ment amp. Amp (AGC, FE, TE) gain switching terminal. Input terminal for RF signal amplitude adjustment amp. Output terminal RF signal amp. Ground terminal. input terminal for RF signal amp. TA2150FN VRO RFRP BTC RFCT PKC RFRPIN RFGO GVSW AGCIN RFO GND RFN2 19 20 21 22 23 24 25 26 27 28 29 30 - - Adjusted by capacitance. - Adjusted by capacitance. - - Low (GND) is for 5 times gain. Connected to RFO through capac- itance. - - Connected to pin-diode out- put A + B + C + D (through resistor). O O l O l l O l l O - l HizNormal GNDCD-RW GVSWMODE VccNormal SERVICE MANUAL 9 11 SERVICE MANUAL 13 SERVICE MANUAL EXPLODED VIEW LIST REF.NO.PARTS NO.DESCRIPTIONREMARKS 1 9A08789800PANEL,FRONT(AL) KKM1A073WC11 2 9A06863300INDICATOR,STAND BY KGL1A133 3 9A07436000PANEL,SUB KGW1A217M9K80 4 9A06868300KNOB,CPS KBT1A493MBC13 5 9A07287200CAP,STANBY KBT1A495M9K79 6 9A06862500KNOB,STAND BY KBT1A483 7 9A07431800KNOB,TACT(OPEN/CLOSE) KBT1A385YK79 8 9A07287100KNOB,OPERATION KBT1A494M9ZK79 9 9A08790100CD SUB PCB ASSY KOP11368B 13 9A06871600CHASSIS,BOTTOM KUA2A158 14 9A06864400FOOT KKL2A055M9K63 15 9A05837300FOOT CUSHION KHG1A050Y 16 9A06229100MOUNT,PCB KHE1A023 17 9A06241400RUBBER,SUPPORT KHG1A135 18 9A06870600SUPPORT,MECHA KMH1A074 19 9A08788100CD MECHANISM ASSY BJDWSL2130KCTB 9A08788800CD PICK-UP ASSY HJDKCTB1H 20 9A08790000CD MAIN PCB ASSY KOP11366DEUR 21 9A08790000CD MAIN PCB ASSY KOP11366DEUR 22 9A08790000CD MAIN PCB ASSY KOP11366DEUR 23 9A08789700PANEL,REAR KKF1A154T 24 9A06754900BUSHING,AC CORD KHR1A028 25 9A08152100POWER CORD,2.5A 250V BJA2B043Z 26 9A06870100CABINET,TOP KKC1B089S21 30 9A06240500WINDOW KGU1A154Y 31 9A07435900ORNAMENT,TRAY KGR1A127M9ZK79 32 9A06224200BADGE,TEAC BGB1A047 F101 9A06868100FUSE KBA2C0315TLE INCLUDED ACCESSORIES REF.NO.PARTS NO.DESCRIPTIONREMARKS 9A08524200OWNERS MNL,EUR KQX1A620Z 9A05935900CORD,PIN KJS4M014Y 9A05936000CORD,PIN KJS4N001Y 14 SERVICE MANUAL CD MAIN PCB ASSY REF.NO.PARTS NO.DESCRIPTION 9A08790000CD MAIN PCB ASSY 9A08790600CD MAIN PCB 9A05961500PLATE,EARTH 9A05328200HOLDER,FUSE 9A05333500HEAT SINK 9A08038100RING,FERRITE BD01 9A07050600BEAD,CORE C208 9A06764800C,ELECT 100UF/50V C209 9A05976300C,ELECT 2200UF/35V C213,214 9A06226700C,ELECT 1000UF/25V C223 9A06764900C,ELECT 100UF/35V CN01 9A08220300WAFER,CARD CABLE CN02 9A05329700WAFER,MOLEX53014-0610 CN03 9A05356400WAFER,MOLEX53014-0510 CN04 9A08789600WAFER,CARD CABLE CN05 9A08789500WAFER,C.CABLE CN06 9A05331000WAFER,MOLEX 53014-1210 CN08 9A06674400WAFER CN09 9A05967800WAFER D102,103 9A05194600DIODE,1N4003SRT D104 9A05194700DIODE,1N4003ST D105 9A06765100DIODE,ZENER MTZJ27BT D106 9A06236200DIODE,ZENER MTZJ6.2BT D110,111 9A01390500DIODE,1N4148MT D112 9A05194600DIODE,1N4003SRT D500-502 9A01390500DIODE,1N4148MT D503 9A06236200DIODE,ZENER MTZJ6.2BT D504-509 9A05194600DIODE,1N4003SRT IC01 9A08788500IC,TA2150FN IC02 9A08788700IC,TC9462F IC03 9A08788400IC,TA2092N IC04 9A08788600IC,TA7291S IC05 9A06786000IC,TMP87PM78F IC09,10 9A07343300IC,NJM2068MD-TE1 IC11 9A08788200IC,NJM7809FA IC12 9A08788300IC,NJM7909FA IC14,15 9A05341500IC,KA7805-ABTU IC21 9A08790800IC,KA78R08 JK50 9A06869700JACK,BOARD JK51 9A06239100MODULE,OPTICAL JK52 9A06869800JACK,IN/OUT(B/B,G) L102,103 9A07330400COIL,AXAIL L104 9A05356900COIL,AXAIL 10UH K Q104,107 9A08791000TR,KRA107M Q108 9A08791100TR,KRC107M Q111 9A05196700TR,KSA916-Y-SHTA Q112,113 9A05197400TR,KTC3203YT Q114 9A03745100TR,KSA1175-YTA Q115 9A03745000TR,KSC2785-YTA Q116 9A05895900TR,KTA1266YT CD MAIN PCB ASSY REF.NO.PARTS NO.DESCRIPTION Q500,501 9A05197500TR,KTD1302T Q502 9A08791000TR,KRA107M Q503 9A08791100TR,KRC107M Q504 9A03745100TR,KSA1175-YTA T101 9A08789900TRANS,POWER X101 9A05193100CRYSTAL X102 9A05193000CRYSTAL CD SUB PCB ASSY REF.NO.PARTS NO.DESCRIPTION 9A08790100CD SUB PCB ASSY 9A08790700CD FRONT PCB BK01 9A05961600BRACKET,FLT BK02 9A07290100SUPPORT,LED CN04 9A08789600WAFER,CARD CABLE CN05 9A08789500WAFER,C.CABLE D101 9A08131100LED,YELLOW FIP1 9A07313300F.I.P. SVA08MS14 S101-108 9A06671200SW,TACT EVQ21505R

    注意事项

    本文(Teac-PD-H300C-Service-Manual电路原理图.pdf)为本站会员(cc518)主动上传,收音机爱好者资料库仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知收音机爱好者资料库(点击联系客服),我们立即给予删除!

    温馨提示:如果因为网速或其他原因下载失败请重新下载,重复下载不扣分。




    ADZZ
    关于我们 - 网站声明 - 网站地图 - 资源地图 - 友情链接 - 网站客服 - 联系我们

    copyright@ 2008-2023 收音机爱好者资料库 版权所有
    备案编号:鄂ICP备16009402-5号

    收起
    展开