Yamaha-DSP-1-Schematic-2电路原理图.pdf

资源ID：89843 资源大小：3.93MB 全文页数：3页
资源格式： PDF 下载积分：8积分

会员登录下载

三方登录下载：

账号：
密码：
验证码：	换一换
当日自动登录忘记密码？

友情提示

1、下载资料失败解决办法

2、PDF文件下载后，可能会被浏览器默认打开，此种情况可以点击浏览器菜单，保存网页到桌面，就可以正常下载了。

3、本站不支持迅雷下载，请使用电脑自带的IE浏览器，或者360浏览器、谷歌浏览器下载即可。

4、本站资源下载后的文档和图纸-无水印,预览文档经过压缩，下载后原文更清晰。

5、试题试卷类文档，如果标题没有明确说明有答案则都视为没有答案，请知晓。

网站客服

侵权投诉

Yamaha-DSP-1-Schematic-2电路原理图.pdf

RadioFans.CN 收音机爱好者资料库 ABCDEFGHIJKL RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 69 SCHEMATIC DIAGRAM (OPERATION) 1 2 3 4 5 6 7 8 9 # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. FL DRIVER IR REMOTE FL DISPLAY x: NOT USED O:USED / APPLICABLE IC701: LC75712E FLD FL Display Driver DI SHIFT REGISTER CG ROM DC RAM 64 CL63 CE 62 TEST56 VFL55 VDD60 VSS57 RES61 OSCI59 OSCO58 CG RAM AD RAM ADDRESS COUNTER ADDRESS REGISTER GRID CONTROL GRID REGISTER AM1 AM2 AM35 G1 G2 G10 G11 AA1 AA2 AA3 AA4/G16 AA5/G15 AA6/G14 AA7/G13 AA8/G12 BLINK GENERATOR DUTY GENERATOR BLINKCYCLE REGISTER DISPLAY CONTROL DISPLAY REGISTER DUTYCYCLE REGISTER CONTROL INSTRUCTION DECODER DIVIDER TIMING GENERATOR OSC 1 2 35 36 37 38 39 40 41 42 43 44 45 53 54 IC741, 742: PC4570G2 Dual OP-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 + 6 7 8 Page 67 to FUNCTION (1) F1 Page 67 to FUNCTION (1) I5 Page 67 to FUNCTION (1) I5 5 6 2 3 7 1 7 1 6 5 2 3 8 4 4 8 L 0 0 0 0 0 0 0 0 0 0 0 0 11.9 -12.0 -12.0 11.9 4.9 4.9 0 4.9 4.9 0.1 4.9 0 4.9 4.9 -28.1 2.5 2.5 -27.4 -27.4 0 0 -20.4 -20.4 -20.4 -20.4 -27.4 -29.4 -27.8 0 AC 5.8 -20.4 -28.1 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 4.9 RadioFans.CN 收音机爱好者资料库 RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 RX-V430/RX-V430RDS/HTR-5540/HTR-5540RDS/DSP-AX430 A 1 2 3 4 5 6 7 8 9 BCDEFGHIJKL 70 SCHEMATIC DIAGRAM (DSP) # All voltages are measured with a 10M/V DC electric volt meter. # Components having special characteristics are marked s and must be replaced with parts having specifications equal to those originally installed. # Schematic diagram is subject to change without notice. IC601: MSM514260C-60JS 4Mbit DRAM Timing Generator I/O Controller Output Buffers Input Buffers Input Buffers Output Buffers I/O Controller Column Decoders RAS Refresh Control Clock 14 WE 13 9 9 LCAS29 UCAS A0A8 28 VCC20 VSS21 Sense Amplifiers I/O Selector Memory Cells OE 27 DQ9DQ16 Column Address Buffers Internal Addess Counter Row Address Buffers On Chip VBB Generater Row Deco- ders Word Drivers 9 9 1616 8 8 8 8 8 8 DQ1DQ8 8 8 IC602: PQ025EZ5MZP Regulator 1 Vin 3Vo 2Vc 5 GND IC603: PC29M33T-E1 Voltage Regulator 3OUTPUT 1INPUT 2GND Safety Drive Limiter Excessive Electric Current Protection Sudden Current Protection Starter Circuit Driver Standard Voltage Overheat Protection Amp. IC604: CS493292-CLR Audio Decoder Compressed Data Input Interface 17 37 38 32 44 43 42 39 40 41 3 3334352413223121 16151411109836 27 28 29 Digital Audio Input Interface RAM Input Buffer RAM Output Buffer 24-Bit DSP Processing Output Formatter STC RAM Program Memory RAM Data Memory RAM Program Memory RAM Data Memory Frame Shifter Input Buffer Controller Parallel or Serial Host Interface 25 26 PLL Clock Manager 30 31 22 185419762021 A0, SCCLK DATA7, EMAD7, GPIO7 DATA6, EMAD6, GPIO6 DATA5, EMAD5, GPIO5 DATA4, EMAD4, GPIO4 VD2 DGND2 DATA3, EMAD3, GPIO3 DATA2, EMAD2, GPIO2 DATA1, EMAD1, GPIO1 DATA0, EMAD0, GPIO0 A1, SCDIN RD, R/W, EMOE, GPIO10 WR, DS, EMWR, GPIO10 AUDATA3, XMT958 DGND1 VD1 MCLK SCLK LRCLK AUDATA0 AUDATA1 AUDATA2 DC DD RESET AGND VA FILT1 FILT2 CLKSEL CLKIN CMPREQ, LRCLKN2 7 8 9 10 11 12 13 14 16 15 17 18 19 20 21 22 23 24 25 26 27 2840 41 42 43 44 1 2 3 4 5 6 29 30 31 32 33 34 35 36 37 38 39 CS SCDIO, SCDOUT, PSEL, GPIO9 ABOOT, INTREQ EXTMEM, GPIO8 SDATAN1 VD3 DGND3 SCLKN1, STCCLK2 LRCLKN1 CMPDAT, SDATAN2, RCV958 CMPCLK, SCLKN2 IC605: NJM2904M Dual OP-Amp Q1 Q2Q3 Q9Q8 Q4 INPUTS OUTPUT V + Q6 Q5 Q10 Q11 Q12 Q7 Q13 4B13 4A12 4Y11 3B10 3A9 3Y8 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 IC606: TC74HCT00AF Quad 2-Input Nand Gate Vcc141A 1 IC607: TC74HCU04AF Hex Inverters 1A 1Y 2Y VCC 6A 1 2 3 411 2A6Y 5A 12 13 14 3A 3Y 5Y 4A 5 6 74Y8 9 10 GND CE COLUMN DECODER POWER DOWN OE I/O7 I/O6 A14 WE A13 A12 A11 A1 A0 IC608: CY62256LL Static RAM 512x512 ARRAY INPUT BUFFER ROW DECODER SENCE AMPS A7 A6 A5 A4 A10 A9 A8 A3 A2 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0 IC609: XC9572XL-10TQ100C CPLD I/O Function Block 1 Macrocells 1 to 18 I/O Blocks JTAG Controller In-System Programming Controller Fast CONNECT II Switch Matrix I/O I/O I/O I/O I/O I/O I/O I/O/GCK I/O/GSR I/O/GTS 2 54 18 1 JTAG Port 1 3 3 Function Block 1 Macrocells 1 to 18 54 18 Function Block 1 Macrocells 1 to 18 54 18 Function Block 1 Macrocells 1 to 18 54 18 IC610: TC74HCT08AF Quad 2-Input And Gate Vcc14 4B13 4A12 4Y11 3B10 3A9 3Y8 1A1 1B2 1Y3 2A4 2B5 2Y6 GND7 IC614: AK4527BVQ 24bit CODEC Format Converter ADC LIN+ 39MCLK 6LRCK 4BICK 10DAUX 1SDOS 9SDTO 6SDTI1 7SDTI2 8SDTI3 HPF Audio I/F LIN- ADCHPF DAC LOUT1 DATTLPFMCLK LRCK BICK 6DOUT SDIN1 SDIN2 SDIN3 DAC ROUT1 DATTLPF DAC LOUT2 DATTLPF DAC ROUT2 DATTLPF DAC LOUT3 DATTLPF DAC ROUT3 DATTLPF 30 29 RIN+ RIN- 32 31 27 28 25 26 23 24 IC617621: PC4570G2 Dual OP-Amp + OUT1 IN1 VCC +VCC OUT2 1 2 3 45 +IN1IN2 +IN2 + 6 7 8 Point 4 Pin 2 of IC600 DSP REGULATOR PLD DECODER CODEC 4M DRAM DUTY CORRECTOR LEVEL CONVERT & SIGNAL DETECT 256K SRAM Page 67 to FUNCTION (1) E1 MAIN L (ANALOG IN) CENTER L REAR L 4 5.0 5.0 0.1 4.2 0.1 4.9 4.2 0.1 4.9 0.3 0.1 4.9 0.8 0.8 0.8 0.8 4.9 1.0 1.1 1.1 1.0 3.2 1.7 1.2 4.9 0.5 0.5 0.5 0.5 0.1 0.5 0.5 0.4 0.3 2.2 2.1 2.2 4.90.1 0.1 5.0 2.6 0.1 0.1 0.1 3.6 0.1 0 0.1 0.10.1 3.6 5.0 0.1 0.1 5.0 5.0 0.1 0.1 0.1 0 0.1 2.6 0.1 4.2 4.2 0.1 0.3 0 4.8 4.8 0.3 0.1 4.6 3.5 0.1 0.1 1.2 3.5 0.1 1.7 2.1 3.2 2.2 0.5 0.5 0.5 0.5 0.5 0.5 0.4 0.3 3.5 0.1 1.0 1.1 1.7 1.0 0.8 1.7 0 3.5 0.1 1.8 0.1 0.1 0.1 0.1 0.1 0.1 3.5 0.1 0.1 0.1 0.1 1.1 3.5 2.3 2.2 0.1 3.5 0 3.5 0.1 0.3 0.1 0.1 1.9 3.5 0.1 0.1 0.1 0.4 2.6 0.1 2.6 0.1 2.6 4.8 5.0 5.0 3.45.0 5.0 2.6 0.1 0.1 3.4 0.1 0.1 5.0 0.1 5.0 0.1 5.0 2.53.10.15.00.1 5.00 0.1 5.0 0.4 0 0.1 0.1 0.1 3.5 0.1 0.1 0.1 0.1 1.8 1.8 1.8 0.1 0.1 1.4 1.4 1.4 0 3.5 0.8 0.8 0.8 2.6 0.1 0.1 0.1 3.5 0.1 3.5 0.1 0.1 2.6 3.5 0.3 0.1 2.5 1.9 1.4 1.4 1.4 0.1 5.0 5.0 5.0 0 3.5 0 5.0 02.52.55.0 5.02.52.5 0 02.52.55.0 5.02.52.5 0 0 0 0 5.0 0 0 5.0 1.8 0 5.0 5.0 2.5 0 1.8 1.8 0 0 0 2.5 2.5 2.5 2.5 2.5 2.5 2.5 12.0 2.5 2.5 -12.0 2.5 2.5 2.5 2.5 5.0 -11.5 0 5.0 5.0 0 0 -11.5 0 0 -11.5 0.1 12.0 2.5 0.4 0.2 0.2 0.2 2.5 -12.0 2.5 2.5 2.5 12.0 -12.0 2.2 1.0 0.3 0.3 0.3 0.3 12.0 -12.0 1.1 1.1 0.4 0.3 0.4 0.3 12.0 -12.0 1.4 1.3 2.5 2.5 2.5 0.3 5.0 0.3 0.1 0.1 : RX-V530/RX-V530RDS/HTR-5550/HTR-5550RDS/DSP-AX530 only J model only (DSP-AX530/DSP-AX430) x: NOT USED O:USED / APPLICABLE

注意事项

本文（Yamaha-DSP-1-Schematic-2电路原理图.pdf）为本站会员（cc518）主动上传，收音机爱好者资料库仅提供信息存储空间，仅对用户上传内容的表现方式做保护处理，对上载内容本身不做任何修改或编辑。若此文所含内容侵犯了您的版权或隐私，请立即通知收音机爱好者资料库（点击联系客服），我们立即给予删除！

温馨提示：如果因为网速或其他原因下载失败请重新下载，重复下载不扣分。