Audiolab-Mdac-dac-sm维修电路原理图.pdf
《Audiolab-Mdac-dac-sm维修电路原理图.pdf》由会员分享,可在线阅读,更多相关《Audiolab-Mdac-dac-sm维修电路原理图.pdf(27页珍藏版)》请在收音机爱好者资料库上搜索。
1、M-DAC RadioFans.CN 收音机爱 好者资料库 CONTENT M-DAC Introduction ia screen ofBottom Assembly Parts List Electronic Parts List Product Version Deviation / Specification Assembly Sketch Schematic Diagram Wir ng Di gram SilkTop Maintenance Alignment Procedure 1. 2. 3. 4. 5. 6. 7. 8. 9. 1 2-3 4-5 6-8 9 10-15 16
2、-17 18-19 20-23 24-25 10. RadioFans.CN 收音机爱 好者资料库 SPECIFICATION M-DAC M-DAC-Specification and Features-P1/2 2 . . . . . . . 32Bit 84.000MHz 512 Element MultiBit Array DAC Asynchronous USB supporting 24 Bits / 96kHz with Remote Control of PC / MAC MediaPlayer via HID support x2 192KHz 24Bits Coax SPD
3、IF Digital Inputs x2 96KHz Optical Digital Inputs High Current, High Linearity RCA Single Ended & XLR True Balanced with fully discrete JFET CROSS* Class A Output stages High Current, High Linearity CROSS* JFET Class A Headphone Amplifier Triple cascaded Jitter attenuation stages, with triple cascad
4、ed Asynchronies Clock domain isolation all but eliminating the First order effects of Jitter from the external input Test condition: AC253V, COAX: 997Hz Digital Signal,SR: 48kHz Load: 10 kohms impedance, with Filter NAL setting Z-out: 20ohms M-DAC Performance Test LRLR 1Output Level997Hz,Digital COA
5、X InputVrms2.212.224.234.22 stereo 997Hz output 2V%0.0010.0010.0010.001 stereo 20kHz output 2V%0.00050.00050.00020.0002 Line output,dB108108116116 Line output, with 22-22kHz BW and A-wtddB112112120120 4Gain0dBFS Input (0dBV)dB 5Noise Levelno signal,pre-amp outdBV-100.8-101.4102.5102.7 6DC OffsetTo m
6、easure the output DC VoltagemV0.80.5 7CrosstalkL/R Cross talk,refer to 997HzdB108108116116 8L/R differentL/R different,un-balancedB 9Phaseno reversedeg 10Freq RespondRefer to 997Hz input as 0dBr,+/-0.5dBHz 12Idle CurrentIdle Current,230VACmA ConditionUnits XLR 13.2 0.01 7.1 20-20k 0 18mA 0 20-20k 0.
7、05 2THD RCA S/N3 No.Test Items Digital OUT Test UnitsLimitLRLR 1Output LeveldBFS00.050000 2Harmonic Distortion%500 5Level LinearitydBFS-143-143-143-143 6Frequency responsedB0.5dB0.010.010.010.01 7Output impedanceohm751 32KHz 44.1KHz44.10.01 48KHz480.01 96KHz960.01 No.Test itemTrack 44.1KHz 48KHz 96K
8、Hz 48KHz 8Sampling RatekHz 96KHz 44.1KHz COAX 32, 44.1,48,96KHz (16,24bit) 580 OPT / 75 sources on the Digital to Audio Conversion process Selectable DAC Mode or Digital Pre-Amplifier Mode, allowing direct connection to Power Amplifiers and Active speakers in Digital only systems 2.7” High contrast
9、OLED display “Bit Perfect” Digital Data source analyzer Intelligent real-time Bit Depth analysis engine Displays the “True” Bit depth of the Digital input source Digital Data Decorrelation Engine Decorrelates the fixed “LSBs” data pattern within the Audio data stream when less then 24Bits. Data deco
10、rrelation at the DAC substrate level reduces both Digital and Analogue Second order effects within the DAC at the silicon Die level MS Windows LSB Data restoration for “Bit Perfect” reply corrects Windows LSB rounding errors. Allows Bit Perfect “Plug and Play” with Windows Media Player ASYNC USB Buf
11、fer level display to insure correct functionality and diagnostics of the USB HOST device in ASYNC Audio streaming mode “Actual” or “Nominal” Sampling Frequency display displays the TRUE input sampling frequency with 1Hz resolution Digital level meters in dB with Peak hold CD / DVD SPDIF subcode embe
12、dded Track and Time Display Advanced De-Jittered Optical and Coax SPDIF Output, with USB to SPDIF output. Selectable Optical or Coax Clock-Lock interface allowing “Jitter Free” Clock-Locked connection with compatible CD transports etc. Full Remote Control + External Remote / BUS I/O loop 26 Internal
13、 regulated supply rails 10 Ultra Low Noise, Low Impedance Discrete Regulators 7 User Selectable Digital Filters Fully Software upgradeable via the USB Port Master Clock Jitter less then 3pS Short Term - Measured directly at DAC “XOut” Organic Ultra Low ESR capacitors, High Tolerance Polypropylene fi
14、lm / Foil capacitors, Ultra Stable Very Low VCR 0.1% MELF SMD resistors, 4 Layer PCB External upgradeable Power supply interface for a future upgrade path CROSS Current Regulated Output Stage Solution . . . . . . . . . . . . . . . . . . . * SPECIFICATION M-DAC M-DAC-Specification and Features-P2/2 3
15、 ASSEMBLY SKETCH M-DAC 4 M-DAC-Product Exploded Drawing- 1/1P ASSEMBLY SKETCH M-DAC 5 3 2 1 M-DAC-Packing Exploded Drawing- 1/1P SCHEMATIC DIAGRAM M-DAC M-DAC-Mainboard-P1/1 6 SCHEMATIC DIAGRAM M-DAC M-DAC-Frontboard-P2/2 7 SCHEMATIC DIAGRAM M-DAC M-DAC-PSU Board-P1/1 8 WIRING DIAGRAM M-DAC M-DAC-Wi
16、ring Diagram-P1/1 9 SILKTOPSCREEN OFBOTTOM/ M-DAC-Mainboard-Top-Silkscreeen-P1/1 M-DAC 10 M-DAC SILKTOPSCREEN OFBOTTOM/ M-DAC-Mainboard-SMD-Silkscreeen-P1/1 11 SILKTOPSCREEN OFBOTTOM/ M-DAC-Front Board-Top-Silkscreeen-P1/1 M-DAC 12 SILKTOPSCREEN OFBOTTOM/ M-DAC-Front Board-SMD-Silkscreeen-P1/1 M-DAC
17、 13 SILKTOPSCREEN OFBOTTOM/ M-DAC-PSU Board-Top-Silkscreeen-P1/1 M-DAC 14 SILKTOPSCREEN OFBOTTOM/ M-DAC-Front Board-SMD-Silkscreeen-P1/1 M-DAC 15 MAINTENANCE ALIGNMENT PROCEDURE M-DAC M-DAC-Ageing Test Step-P1/2 16 MDAC Soak Test procedure Rev 0.1 Post Soak test performance verification 1.Insure tha
18、t Mains input voltage is set to +/- 5% of rated input voltage. 2.Lock to an External SPDIF source Play Music file / source. 3.Insure Display, Knob and Buttons function correctly. 4.Confirm R/C function. 5.Insure audio is replayed correctly (Headphones can be used). 6.Soak test for 8Hours. 7.Insure D
19、isplay and Buttons function correctly. 8.Insure audio is replayed correctly (Headphones can be used). 9.Inspect internals of Unit for Blown Electrolytic capacitors Blown SMD Components etc. 1.Set to COAX1, (Set Digital Generator on AP to 44.1KHz, 24 Bit, Dither, 997Hz, 0dB). 2.Check Unit is “Locked”
20、 and indicates 44.1kHz Freq. (As indicated on Display). 3.Check L & R SE Audio Outputs, Level 2.1V RMS (+/- 0.1dB). 4.Check L & R SE Audio THD, 0.0025% Max (Norm 0.001%). 5.Set AP to 997Hz -60dB, check L&R SE, SNR 54dB (=114dB). 6.Set AP to -120dB 997Hz, Check L&R SE outputs, DC Level 58dB (=118dB).
21、 11. Set AP to 44.1KHz, 24 Bit, Dither, 997Hz, 0dB. 12. Confirm COAX2, Optical 1&2 function (Locked indicated on display & Audio Signal output). 13. Confirm USB function, replay Stereo 997Hz 0dB on PC media player, confirm SE Level 2.1V RMS (+/- 0.1dB), Audio THD, 0.0025% Max (Norm 0.001%). 14. Conf
22、irm R/C function. 15. Test Optical and BNC Digital CD Output function (with AP or external DAC), Digital Output greater then =500mV Pk-Pk into 75 Ohms. 16. Completion of Post Soak Test performance verification. 1.Connect to audio System (via RCAs), Lock to external SPDIF or USB Source, confirm no un
23、due noise function OK. 2.Test all Digital inputs (Coax1, 2, Optical 1 & 2) and USB (With PC) repeat listening test. 3.Confirm Remote function. 4.Completion of Listening tests. 1.Restore unit to Factory defaults. 2.End of Shipping settings. Listening Test Shipping Settings MAINTENANCE ALIGNMENT PROCE
24、DURE M-DAC M-DAC-Ageing Test Step-P2/2 17 ASSEMBLY PARTS LIST M-DAC M-DAC-Product Parts List-P1/1 18 No.P/NPART NAMEDESCRIPTIONQTY UNIT 1340-1018420000Rknobblack painted1PCS 2243-1009410000Rplastic pad6*9*6.5MM,1PCS 3206-1018420002Rlens85.3*39.3*1.5mm, transparent1PCS 4300-1018420001-1Rfront panelsi
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Audiolab Mdac dac sm 维修 电路 原理图
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf


