sony_MDX-61_service_manual 维修电路图.pdf

《sony_MDX-61_service_manual 维修电路图.pdf》由会员分享，可在线阅读，更多相关《sony_MDX-61_service_manual 维修电路图.pdf（38页珍藏版）》请在收音机爱好者资料库上搜索。

1、MINIDISC CHANGER US Model Canadian Model AEP Model UK Model E Model SERVICE MANUAL MDX-61 SPECIFICATIONS Continued on next page Model Name Using Similar MechanismMDX-60 Base Mechanism TypeMG-798-133 Optical Pick-Up NameKMS-193C/J2N This set is automatic electrical adjustment. SystemMini disc digital

2、 audio system Laser Diode Properties Material: GaAlAs Wavelength: 780nm Emission Duration: Continuous Laser out-put Power: Less than 44.6W* * This output is the value measured at a distance of 200 mm from the objective lens surface on the Optical Pick-up Block. Frequency response 2020,000 Hz Wow and

3、 flutter Below measurable limit Signal-to-noise ratio 95 dB OutputBus control output (8 PIN) Analog audio output (RCA PIN) Current drain 300 mA (MD playback) 600 mA (during loading or ejecting a disc) Dimensions Approx. 17683.5125 mm (733/85 in.) (w/h/d) not incl. projecting parts and controls MassA

4、pprox. 1.1 kg (2 lb. 7 oz.) Power requirement 12 V DC car battery (negative ground) Supplied accessories Mounting hard ware (1 set) Bus cable 5.5 m (1) RCA pin cord 5.5 m (1) U.S. and foreign patents licensed from Dolby Laboratories Licensing Corporation. Design and specifications subject to change

5、without notice. 9-925-528-12Sony Corporation 2001H0500-1e Vehicle Company C 2001.8Shinagawa Tec Service Manual Production Group Ver 1.1 2001.08 收音机爱好者资料库 Ra d i o Fa n s .CN 2 ATTENTION AU COMPOSANT AYANT RAPPORT LA SCURIT! LES COMPOSANTS IDENTIFIS PAR UNE MARQUE ! SUR LES DIAGRAMMES SCHMATIQUES ET

6、LA LISTE DES PICES SONT CRITIQUES POUR LA SCURIT DE FONCTIONNEMENT. NE REMPLACER CES COM- POSANTS QUE PAR DES PICES SONY DONT LES NUMROS SONT DONNS DANS CE MANUEL OU DANS LES SUPPLMENTS PUBLIS PAR SONY. TABLE OF CONTENTS 1.GENERAL.3 2.DISASSEMBLY.7 3.DIAGRAMS 3-1.Block Diagram. 11 3-2.Printed Wiring

7、 Boards - Servo Section . 13 3-3.Schematic Diagram Servo Section . 15 3-4.Schematic Diagram Main Section . 20 3-5.Printed Wiring Boards Main Section . 23 3-6.Schematic Diagram Power Section . 26 3-7.Printed Wiring Board Power Section . 29 3-8.IC Pin Function Description . 33 4.EXPLODED VIEWS. 41 5.E

8、LECTRICAL PARTS LIST. 45 SERVICING NOTE To place this set in the play mode This set does not have the key control function, and therefore it cannot activate the play mode by itself. Also, the key control to this set is done through a serial communication with the master unit (SONY Bus System compati

9、ble car audio, TV tuner, source selector, etc.). Accordingly, if repairing this set, connect as shown below: MDX-61 Master unit (MDX-C150/ C150RDS, etc.) Bus control input terminal Bus control output terminal SAFETY-RELATED COMPONENT WARNING! COMPONENTS IDENTIFIED BY MARK ! OR DOTTED LINE WITH MARK

10、! ON THE SCHEMATIC DIAGRAMS AND IN THE PARTS LIST ARE CRITICAL TO SAFE OPERATION. REPLACE THESE COMPONENTS WITH SONY PARTS WHOSE PART NUMBERS APPEAR AS SHOWN IN THIS MANUAL OR IN SUPPLEMENTS PUB- LISHED BY SONY. CAUTION Use of controls or adjustments or performance of pro- cedures other than those s

11、pecified herein may result in hazardous radiation exposure. 收音机爱好者资料库 Ra d i o Fa n s .CN 3 SECTION 1 GENERAL This section is extracted from instruction manual. 收音机爱好者资料库 Ra d i o Fa n s .CN 4 5 6 7 Note: Follow the disassembly procedure in the numerical order given. FRONT PANEL ASSY, CASE (UPPER) S

12、ECTION 2 DISASSEMBLY REAR PANEL ASSY, MD SECTION 1two screws (B2.6 6) 2claw 3front panel assy 4connector (CN620) 5case (upper) 1two screws (B2.6 6) 2claw 4two dampers 6two springs 6two springs 7 1two screws (B2.6 8) 2rear panel assy 3flexible board (CN800) 4two dampers 5two springs 8 CHASSIS (GEAR)

13、ASSY, MAIN BOARD CHASSIS (BASE) ASSY, CHASSIS (OP) ASSY 4flexible board (CN500) 5connector (CN602) 1three screws (P1.7 1.8) 2chassis (gear) assy 3special flat screw (1.7 3) 3two special flat screws (1.7 3) 6flexible board (CN610) 7three connectors (CN603, 700, 701) 8MAIN board 3worm wheel (LD) 1scre

14、w (P1.7 1.8) A 1screw (P1.7 1.8) 4chassis (base) assy 2feed screw (ELV) assy 1four screws (P1.7 1.8) 5Pull up the chassis (OP) assy in the arrow A direction. 9 SERVO BOARD OPTICAL PICK-UP (KMS-193C/J2N) 1flexible board (CN200) 2three special head screws (M1.7 2) 6servo board 3flexible board (CN100)

15、5connector (CN301) 4flexible board (CN400) 2optical pick-up (KMS-193C/J2N) 1two screw (K1.7 3.5) 10 Circuit Boards Location SECTION 3 DIAGRAMS SW board POWER board SERVO board LAMP board MAIN board 11 12 MDX-61 3-1.BLOCK DIAGRAM +9V (LINE AMP) DCS6 DCS1 11 FOCUS 8 DRIVER CONTROL 5 6 IC300 SLED/SPIND

16、LE MOTOR DRIVE, FOCUS/TRACKING COIL DRIVE 26 TRACKING 29 DRIVER CONTROL 32 31 24 M902 SLED 22 DRIVER CONTROL 19 20 M 15 M901 SPINDLE 13 DRIVER CONTROL 17 18 M 5 2 4 7 14 AAPC 10 PD LD AUTOMATIC POWER CONTROL Q100 IC100 RF AMP XRST SWDT SCLK RFO 44 AGCI 43 DETECTOR JI F E A BC D IC500 SHOCK PROOF MEM

17、ORY CONTROLLER ATRAC ENCODER/DECODER XOE XCAS 61 62 A09 XRAS 66 65 69 68 70 71 1 2 24 25 22 DE 23 CAS 5AB 4RAS D4 D0 AO8 D3 D0 A8 IC501 RAM IC700 ELEVATOR MOTOR DRIVE 7 M904 (ELEVATOR) 9 DRIVER CONTROL 4 2 M IC701 LOADING MOTOR DRIVE 7 M903 (LOADING) 9 DRIVER CONTROL 4 2 M 9 12 2 10 8 4 5 3 3 48 6 4

18、7 F C B J A D E I PD XRST SWDT SCLK XLATXLAT 20 18 17 19 RF 41 TE SE ADFG 33 26 29 AUX FE BOTM 38 34 35 PEAK ABCD 39 37 82 ADFG 76 SE 77 TE 58 RFI 78 AUX2 68 AUX1 PEAK HOLD Q200 IC200 DIGITAL SIGNAL PROCESSOR DIGITAL SERVO SIGNAL PROCESSOR, EFM/ACIRC ENCODER/DECODER 64 PEAK 65 BOTM 67 FE 66 ABCD 428

19、4 LDDRAPC REF 11 IC201 INVERTER 87 FFDR 89 FRDR 86 TFDR 85 TRDR 93 SPRD 94 SPFD 91 SRDR 92 SFDR XLATXLAT10 4XLAT SCLKSCLK9 3SCK SWDTSWDT8 2SWDT XRSTXRST16 17 XRST SENSSENS12 6SENS SRDTSRDT11 5SRDT SQSYSQSY14 FOKFOK2 DTO 30 DTI DFCT C2PO 31 29 3 BCK LRCK XTAI 35 32 33 92 C2PO 97 MIN 93 DATA 91 BCK 87

20、 SPO 90 LRCK OSCI OSC O 37 36 X500 45.1584MHz 55 52 56 60 9 12 14 18 AO0A0 XWE 673WE XRST XLAT SWDT SCLK SENS4354 SENS SRDT6552 MD-SI SQSY8962 SQSY FOK101164 FOK 2155 CC-XINT 59 MD-RST 58 MD-LAT 45 MD-SO 51 MD-CKO IC602 LEVEL SHIFT X INT9 SERIAL INPUT DAC DAC LPF LPF IC550 D/A CONVERTER 1 3 D OUT 41

21、 ALRCK 44 8 5R-CH 4 6M1 7M1 8M2 9M2 S901 (HOME POSITION DET) 13 HOME S902 (LES) 11 LES S620 DOOR OPEN /CLOSE DET 57 DOOR-SW S611-616 (EJECT) S400 (LIMIT DET) 56 LIMIT-SW RV901 ELEVATOR HIGHTER POSITION DET(EHS) 40 EHS S903 (SES) 12 SES 14 19 MDMON 10 78 411 69 10 213 IC900 BUS INTERFACE RESET SW SW

22、RST 30 UNICKI 48 UNISO 50 UNISI 49 BUS-ON 61 IC601 RESET + 3 IC800 LINE AMP 1 2 MUTING Q810, 820 64 8 312 5 CNP1 (L) (R) A-MUT 67 R-CH BU-IN 60 BATTERY DET Q920, 921 LINE OUTPUT +9V REG. Q940, 941 +3.3V REG. Q931 +3.3V (D/A CONV) +5V (PULL UP) +5V (MOTOR DRIVE) ERROR AMP COMPOUT 4 3 7 ERROR AMP COMP

23、OUT 13 14 10 +5V REG. Q952 +5V REG. Q954 +3.3V REG. Q953 +3.3V LAMP DRIVE Q600, 601 7 Q500, 501 SWITCHING IC950 REGULATOR CONTROL PL620 ILLUMINATION LAMP 35 34 X601 32.768kHz 31 32 X600 10MHz XTAL EXTAL TX TEX 63STR-SW S600 (STOP) 21ILL ON IC600 SYSTEM CONTROLLER R-CH : Same as L-ch SIGNAL PATH : PL

24、AY (BUS CONTROL CONNECTOR) (SHASSIS) OPTICAL PICK-UP BLOCK (KMS-193C/J2N) MUTING SWITCH Q560, 561 MUTING CONTROL SWITCH Q800 Q950 B+ SWITCH +5V (SYSTEM CONTROLLER) +6V REG. Q910, 911 31 32 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 1413 12 11 21 22 23 24 25 26 A0A9 SENSE REFRESH AMP INPUT/OUTPUT CONTROL

25、 SWITCH (4) INPUT BUFFER (4) OUTPUT BUFFER CLOCK OSC COLUMN DECODER MEMORY CELL (4194204 BIT) A0A9 ROW DECODER GND D4 D3 XCAS XOE NC NC NC A8 A7 A6 A5 A4VDD A3 A2 A1 A0 A9 NC NC NC XRAS XWE D2 D1 ADDRESS BUFFER IC550CS4330-KSR-HIC700, 701LB1638M DE-EMPHASIS VOLTAGE REFERENCE INTERPOLATOR DELTA-SIGMA

26、 MODULATOR ANALOG LOW-PASS FILTERDAC SERIAL INPUT INTERFACE 1 2 3 4 5 6 7 8 SDATAI DEM/SCLK LRCK MCLK AOUT L VA+ AGND AOUT R 1 2 3 4 56 7 8 9 10GND IN1 VCC IN2 GNDN.C. OUT2 VS OUT1 N.C. CONTROL LOGIC POWER section IC900MM1284XFFEIC950TL1451ACDB-E20 RESET SW SW SW 1 2 3 4 5 6 78 9 10 14 13 12 11 VCC

27、BUS ON LINK OFF CLK OUT DATA OUT DATA IN RESETBUS RESET BUS DATA VREF BUS CLK GND BUS ON INPUT BUS ON OUT REFERENCE VOLTAGE LATCH TRIANGLE OSCILLATOR VERF. +2.5V +2.5V + U.V.L.O + + 12345678 910161514131211 PWM COMPA- RATOR2 OUTPUT2 OUTPUT1 GND PWM COMPA- RATOR1 VERF SRR VERFVERF ERROR AMP2 ERROR AM

28、P1 VREF/2 SHORT CIRCUIT PROTECTION COMPARATOR VCC + REF OUT S.C.P NON-INV- INPUT2 INV- INPUT2 FEED BACK2 DEAD TIME CONTROL2 OUT2 VCC GND OUT1 RT NON-INV- INPUT1 INV- INPUT1 FEED BACK1 DEAD TIME CONTROL1 CT IC Block Diagrams SERVO section MAIN section IC501HM51W4400TT6-8IC200CXD2535CR-1 SHCK 4 DFCT 3

29、 FOK 2 TEOK 1 757069 68 67 66 6563 62 61 6059585756555453 52 51 50 DVSS DIPO TEST2 MVC1 RAOF EFMO 49 48 46 45 GFS 43 GTOP42 RFCK40 WDCK 39 DVDD38 XBCK 37 MCLK36 XTAI35 XTAO34 LRCK33 BCK32 C2PO31 DTO30 DTI DIDT 28 DODT 27 DOVF26 WFCK41 XPLCK44 74737271 AVSS ADRB ADRT AVDD BIA2 ADIO VC AUX FE ABCD BOT

30、M PEAK FILO FILI PCO CLTV AVSS DVDD DIFO DIFI DICV RFI BIAS ASYI ASYO DVSS 25 REC ADER 23 FMCK 22 DOUT 20 SBIOT SBODT 18 SBOCK XRST DQSY 15 SQSY 14 ADSY 13 SENS 12 SRDT 11 XLAT 10 SCLK 9 SWDT 8 DIRC 7 WRPWR SSTOP DVSS100 COUT 99 OFTRK 98 XDCL 97 DCLI 96 DCLO 95 SPFD 94 SPRD 93 SFDR 92 SRDR 91 FS4 90

31、 FRDR 89 DVDD 88 FFDR 87 TFDR 86 TRDR 85 LDDR 84 TS25 83 ADFG TEST1 81 APC 80 MID 79 TENV 78 TE 77 SE 76 DIN ANALOG MUX 34 MHz PLL A/D CONVERTER OP AMP SERVO DSP PWM GENERATOR DIGITAL CLV PROCESSOR OFTRK/DFCT/ FOK/C OUT/ SHCK/TEOK PROCESSOR SERVO CONTROL CPU I/F SENS CONTROL SERVO AUTO SEQUENCER APC

32、 COMP./ FILTER APC PWM GENERATOR DIN PLL (22 MHz) COMP ECC ENCODER/ DECODER REGISTER 32K RAM REGISTER AUDIO DATA CONTROL EFM MODULATOR TIMING GENERATOR EFM DIGITAL PLL EFM SYNC DETECTOR/ PROTECTOR TIMING GENERATOR DIGITAL AUDIO IN/OUT PEAK DETECT 64 47 EFM DEMODULATOR CLOCK GENERATOR 29 242119 SUBCO

33、DE PW PROCESSOR 1716 ADIP DEMODULATOR ADIP DECODER 65 82 TRACKING PWM FOCUS PWM SLED PWM TRACKING SERVO FOCUS SERVO SLED SERVO SUBCODE Q READER/ GENERATOR VC VC VC VC VC VCVC VC 367 VG VD 12 VD 16 VD 8 FO1 11 RO1 9 PGND 10 PGND 15 FO2 13 RO2 14 PGND 21 VD 25 VD 30 VD 29 FO3 26 RO3 27 PGND 28 PGND 22

34、 FO4 24 RO4 23 PGND 2 VC 3 CLK 34 PS 6 FI1 5 RI1 33 OE 17 FI2 18 RI2 31 FI3 32 RI3 20 F/R4 19 PI4 4 GND 35 GND 1G VC VC CLOCK DC/DC CONVERTER CLK DETECTOR DRIVER PRE-DRIVER CONTROL DRIVER PRE-DRIVER CONTROL DRIVER PRE-DRIVER CONTROL DRIVER PRE-DRIVER CONTROL IC300MPC17A38ZVMEL 33 Pin No.Pin NameI/OF

35、unction 3-8.IC PIN FUNCTION DESCRIPTION SERVO BOARD IC100 CXA1981AR (RF AMP) 1VCOOutput terminal for the center point voltage (1/2 VCC) generated 2-7A-FISignal input from detector circuit in the optical pick-up block 8FIISignal input of the operational amplifier for F signal 9FOOSignal output of the

36、 operational amplifier for F signal 10PDIFront monitor Connected to the photo diode 11APCREFIInput terminal for the setting of laser power 12TEMPIITerminal for the connection to temperature sensor Not used this set (OPEN) 13GNDGround terminal 14AAPCOLD amplifier output terminal of APC circuit 15DAPC

37、ONot used (OPEN) 16TEMPROOutput terminal of the reference voltage for temperature sensor Not used this set (OPEN) 17XRSTIReset signal input from the system controller (IC600) When reset : “L” 18SWDTIWrite data signal input from the system controller (IC600) 19SCLKIClock signal input from the system

38、controller (IC600) 20XLATILatch signal input from the system controller (IC600) 21VREFOReference voltage output Not used this set (OPEN) 22TENVONot used (OPEN) 23THLDINot used (OPEN) 24VCCPower supply terminal (+3.3V) 25TFILINot used (OPEN) 26TEOTracking error signal output to CXD2535CR (IC200) 27TL

39、BIInput terminal of the adder signal to tracking errorNot used this set (OPEN) 28CSLEDITerminal for the sled error lowpass filter 29SEOSled error signal output to CXD2535CR (IC200) 30ADFMOFM signal output terminal of the ADIP 31ADINIInput terminal by AC coupling is FM signal of the ADIP 32ADAGCIExte

40、rnal capacitor connect terminal for AGC of the ADIP 33ADFGOADIP double turned FM signal output to CXD2535CR (IC200) (22.05kHz 1kHz) 34AUXOSub signal output to CXD2535CR (IC200) 35FEOFocus error signal output to CXD2535CR (IC200) 36FLBIInput terminal of the adder signal to focus errorNot used this se

41、t (OPEN) 37ABCDOLight amount signal output to CXD2535CR (IC200) 38BOTMOLight amount bottom hold signal output to CXD2535CR (IC200) 39PEAKOLight amount peak hold signal output to CXD2535CR (IC200) 40PFAGCIExternal capacitor connect terminal of AGC circuit for the RF 41RFOPlayback EFM RF signal output

42、 to CXD2535CR (IC200) 42ISETISetting terminal for the internal circuit constant22kHz, BPF center frequency 43AGCIIInput terminal by AC coupling is RF signal 44RFOORF signal output terminal 45MORFIIInput terminal by AC coupling is RF signal of the MO 46MORFOORF signal output terminal of the MO 47, 48

43、I, JISignal input from detector circuit in the optical pick-up block 34 Pin No.Pin NameI/OFunction 1FS256O11.2896MHz clock signal output (MCLK system) Not used this set (OPEN) 2FOKOFocus OK signal output to the system controller (IC600) “H” is output when the focus is applied 3DFCTODefect ON/OFF sel

44、ection signal output to CXD2536CR (IC500) 4SHCKOTrack jump detection signal output to the system controller Not used this set (OPEN) 5SHCKENITrack jump detection enable input Not used this set (Fixed at “L”) 6WRPWRILaser power selection signal input from the system controller Not used this set (Fixe

45、d at “L”) 7DIRCINot used this set (Fixed at “H”) 8SWDTIWrite data signal input from the system controller (IC600) 9SCLKISerial clock signal input from the system controller (IC600) 10XLATISerial latch signal input from the system controller (IC600) 11SRDTORead data signal output to the system contro

46、ller (IC600) 12SENSO (3)Internal status (SENS) output to the system controller (IC600) 13ADSYOADIP sync signal output Not used this set (OPEN) 14SQSYO Sub-code Q sync (SCOR) output to the system controller (IC600) “L” every 13.3msec, Almost “H” 15DQSYO Digital in U-bit CD format sub-code Q sync (SCO

47、R) output to the system controller (IC600) “L” every 13.3msec, Almost “H” 16XRSTIReset sigmal input from the system controller (IC600) When reset “L” 17TEST4ITest input terminal (Fixed at “L”) 18CLVSCKONot used this set (OPEN) 19TEST5ITest input terminal (Fixed at “L”) 20DOUTOOutput terminal of the digital audio signal (for optical out) Not used this set (OPEN) 21DINIInput terminal of the digital audio signal (for optical out)Not used this set (Fixed at “L”) 22FMCKOFM modulation clock signal output of the ADIP Not used this set (OPEN) 23ATEROADIP CRC fla