Arcam-Alpha10P pwramp 电路图.pdf
《Arcam-Alpha10P pwramp 电路图.pdf》由会员分享,可在线阅读,更多相关《Arcam-Alpha10P pwramp 电路图.pdf(19页珍藏版)》请在收音机爱好者资料库上搜索。
1、ALPHA 10/10P SERVICE MANUALALPHA 10/10P SERVICE MANUAL 1 ALPHA 10/10P SERVICE MANUAL CIRCUIT DESCRIPTION The mother PCB is common for both the A10 and A10P with the exception of the input mode switch and pre-amp output mute relay which are only fitted to the A10 and the power/standby LED and links t
2、o parallel the input connections to what would otherwise be the pre-amp output for use with a mono link. The amplifier is based on the D290/Alpha 9 design but with lower gain, a higher current and higher voltage driver stage and a high power output stage. The current servo has been improved over the
3、 Alpha 9 to be output device independent. A micro supervises the amplifier state, switch state and remote control functions. Provision is made for an additional 3rd channel PCB to be added with power supply and protection circuitry access. Input stage The input connections are taken either from the
4、pre-amp connector, LK12X, or the external power amp input on the A10 depending on the position of SW1. On the A10P, the input is taken from the external power amp input only with provision for a mono shorting link by having two parallel input connectors. On the A10, there is a mute relay on the pre-
5、amp outputs which are always connected to the pre-amp connector, LK12X. The signal is passed through a low pass filter with a -3dB point of 550KHz at normal gain and 740KHz at low gain. The gain is selected by SW2. C72 and C74 are d.c. blocking capacitors with a -3dB point of 0.7Hz. A d.c. error cor
6、rection current is injected into the base of Q19 and 26 from the voltage servo Z3 and 4, to null any voltage offset at the amplifier output. The input and voltage amplifier stages both run off regulated 15 Volt suppies. The input stage is an NPN differential input, Q18, 19, 25 and 26, with an adjust
7、able current source, Q21 and 28 which sets the quiescent current through all the stages but specifically the output stage. C37, R58, C49 and R66 keep the input stage and voltage amplifier stable. Q52, 53, 54 and 55 form a current mirror to ensure that the differential input is balanced during normal
8、 operation. Voltage Amplifier The voltage amplifier consists of another differential pair, Q48, 49, 50 and 51. Q48 and 50 are the positive pulling side of the voltage amplifier output and Q49 and 51 pull negative via a current mirror Q8, 9, 10 and 11. The network C12, 36, R74 and 77 give the current
9、 mirror gain to compensate for the fact that Q49 and Q51 is only driven from the low- impedance side of the input stage current mirror. The network ensures a fast, symmetrical slew rate of the voltage amplifier stage. Network C69, 70, R172, 174 ensure the overall stability of the amplifier by reduci
10、ng the open loop gain at high frequencies. Second Voltage Amplifier and Driver Stage Q33, 36, 41 and 44 are the next voltage amplifier stage with feedback applied from the output coupled to their emitters. This stage runs on the full supply rail voltages and splits the level shifts the signal via Q2
11、, 3, 5 and 6 to drive the gates of the output MOSFETs, Q13, 14, 15 and 16. Q2 and 3 simply buffer the inverted signal at the collector of Q36 to drive the low side MOSFETs, Q13 and 15. Q5 and 6 invert the inverted signal at the collector of Q41 and Q44 to drive the high side MOSFETs, Q14 and 16. To
12、ensure that the high side drive is able to swing far enough to ensure the high side MOSFETs can be driven to saturation, a bootstrap, C5, D41 R57, C78 and D22 boosts the driver stage power supply during positive excursions of the amplifier output. This is inactive at low output voltage swings as any
13、 distortion induced by the network would be more audible at such levels. Output Stage Both the high and low side output devices feature over-current protection, Q17, 23, 24, 30 which clamps the gate of the MOSFET it protects. A high current is permitted through the MOSFET for a few milliseconds afte
14、r which time the current is throttled down to about 10A peak. A second current sensing network, Q32 and Q35 activates the over-current protection cut-out if the low side is current limiting for too long, a few hundred milliseconds. The current sensing resistors do not reduce the transconductance of
15、the MOSFETs because the driver stage is referenced to the MOSFET source. This means that the current through the driver stage is also sensed but this is insignificant as fas as over-current protection sensing is concerned. Auto-bias RadioFans.CN 收音机爱 好者资料库 ALPHA 10/10P SERVICE MANUALALPHA 10/10P SER
16、VICE MANUAL 2 Figure 1Block Diagram of Power Amplifier Sense Resistor Comparitor Output Measured Current (blue) Other MOSFET -ve MOSFET 50%49%52% Bias correctUnder BiassedOver Biassed Figure 2 Auto-bias under dynamic conditions The bias is regulated in two modes, one where these is no signal and one
17、 when signal is being split between the high and low side MOSFETs when driving a alternating signal into a load. Under static conditions, Z8 simply compares the sensed current, which includes the driver stage current, with a d.c. mode reference of 13mV. The sense resistor is 0.11 so this corresponds
18、 to a current of about 120mA, some of which is driver current. The current through the MOSFETs is about 80mA at this point. The comparator output is level shifted to drive the integrating current servos Z3 and 4. This adjusts the amplifier current so that, on average, the bias level is held at the r
19、eference point. Under dynamic conditions, the low side drive will definitely be conducting more current than the reference (80mA) for half the signal cycle and will be switched off for the other half. The result is a rectangle wave output from the comparator, Z4. When the output stage is biassed cor
20、rectly (class AB operation) the comparator output toggles when the current through the sense resistor for the -ve MOSFET is equal to the d.c. mode static reference level and at the half way point of the signal. The result is a perfect square wave output from the comparator. Under these conditions, t
21、he +ve MOSFET is also conducting the same amount of current at this point. If the bias level is lower than the reference, say, at zero (class B operation) then the -ve MOSFET will spend slightly less than half the time conducting at or above the reference level resulting in a rectangle wave output f
22、rom the comparator at a duty cycle slightly less than 50%. If the bias level is higher than the reference then the -ve MOSFET will spend slightly more than half the time conducting at or above the reference level resulting in a rectangle wave output at a duty cycle slightly more than 50%. The change
23、 in duty cycle away from 50% causes the integrator, Z3 and Z4 to adjust the bias level via the bias adjusting transistors, Q22 and 29. The integrator has a reference, the a.c. mode dynamic reference, for a bias point slightly higher than for a 50% duty cycle. This eliminates the possibility of the b
24、ias being slowly throttled due to component tolerance mismatch resulting in a reference which would pull the servo down. A high dynamic bias reference level simply stabilises the bias slightly higher than the static reference but a low dynamic reference causes the bias to drift down to complete thro
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Arcam-Alpha10P pwramp 电路图 Arcam Alpha10P
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf


