IC-V82_SM.pdf

《IC-V82_SM.pdf》由会员分享，可在线阅读，更多相关《IC-V82_SM.pdf（34页珍藏版）》请在收音机爱好者资料库上搜索。

1、? iC-v82 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? TABLE OF CONTENTS SECTION 1 SPECIFICATIONS SECTION 2 INSIDE VIEWS SECTION 3 DISASSEMBLY INSTRUCTIONS SECTION 4 CIRCUI

2、T DESCRIPTION 4 - 1 RECEIVER CIRCUITS . 4 - 1 4 - 2 TRANSMITTER CIRCUITS . 4 - 2 4 - 3 PLL CIRCUITS . 4 - 3 4 - 4 OTHER CIRCUITS . 4 - 3 4 - 5 POWER SUPPLY CIRCUITS . 4 - 4 4 - 6 CPU PORT ALLOCATIONS . 4 - 4 4 - 7 UT-118 CIRCUIT DESCRIPTION . 4 - 6 4 - 8 UT-118 POWER SUPPLY CIRCUITS . 4 - 6 4 - 9 UT

3、-118 PORT ALLOCATIONS . 4 - 6 SECTION 5 ADJUSTMENT PROCEDURES 5 - 1 PREPARATION . 5 - 1 5 - 2 IC-V82 ADJUSTMEN .5 - 2 5 - 3 UT-118 ADJUSTMENT . 5 - 6 SECTION 6 PARTS LIST SECTION 7 MECHANICAL PARTS AND DISASSEMBLY SECTION 8 SEMICONDUCTOR INFORMATION SECTION 9 BOARD LAYOUTS 9 - 1 MAIN UNIT . 9 - 1 SE

4、CTION 10 BLOCK DIAGRAM SECTION 11 VOLTAGE DIAGRAM SECTION 12 UT-118 DIGITAL UNIT (OPTIONAL UNIT) 12 - 1 UT-118 BOARD LAYOUT . 12 - 1 12 - 2 UT-118 SEMICONDUCTER INFORMATION . 12 - 2 12 - 3 UT-118 BLOCK DIAGRAM . 12 - 2 12 - 4 UT-118 VOLTAGE DIAGRAM . 12 - 3 1 - 1 SECTION 1 SPECIFICATIONS GENERAL Fre

5、quency range: TX RX 144.000148.000 MHz 144.000146.000 MHz 136.000174.000 MHz* 136.000174.000 MHz* 144.000146.000 MHz USA EUR EXP, CSA USA, EXP, CSA EUR *Specifi cations are guaranteed within 144.000 to 148.000 MHz range only. Operating temperature range: 10C to 60C; +14F to +140F Operating mode: F2D

6、, F3E, F7W* (*with optional digital unit UT-118) Frequency stability: 2.5 ppm (10C to +60C; +14F to +140F) Antenna impedance: 50 (BNC Type) Power supply requirement: Specified Icoms battery pack only (Operating voltage range; 6.010.3 V) Number of memory channels: 207 channels (Including 6 scan edges

7、 and 1 call channel) Scan types: Program/Memory/Skip/Priority/Tone scans Tuning steps: 5, 10, 12.5, 15, 20, 25, 30 and 50 kHz Current drain (at 7.2 V DC; approx.): TX RX High Middle Low Max. audio Stand-by Power save 2.6 A 2.0 A 1.0 A Less than 250 mA Less than 80 mA Less than 30 mA Dimensions (Proj

8、ections not included): 54.0 (W) 139.0 (H) 41.1 (D) mm; 2 1/8 (W) 5 15/32 (H) 1 5/8 (D) in. Weight (except antenna, battery pack): Approx. 200 g (7 5/32 oz) Data connector: 3-conductor 2.5 (d) mm (1/10) TRANSMITTER Output power (at 7.2 V DC): 7.0 W (High), 4.0 W (Middle), 0.5 W (Low) Modulation syste

9、m: Variable reactance frequency modulation Maximum deviation: 2.5 kHz (Narrow), 5.0 kHz (Wide) Spurious emissions: Less than 60 dBc Ext. microphone connector: 3-conductor 2.5 (d) mm (1/10)/2.2 k RECEIVER Receiving system: Double conversion superheterodyne system Intermediate frequencies: 1st; 46.35

10、MHz, 2nd; 450 kHz Sensitivity: Less than 14 dB at 12 dB SINAD (0.16 V typ.) Squelch sensitivity (at threshold): Less than 16 dB (0.11 V typ.) Selectivity: More than 55 dB (Wide; 65 dB typ.) More than 50 dB (Narrow) Intermodulation: More than 55 dB (65 dB typ.) Spurious image rejection: More than 60

11、dB (80 dB typ.) Audio output: More than 300 mW at 10% distortion with an 8 load Ext. speaker connector: 3-conductor 3.5 (d) mm (1/8)/8 All stated specifications are subject to change without notice or obligation. 2 - 1 SECTION 2 INSIDE VIEWS MAIN UNIT Power amplifier (Q1: RD12MVS1) Pre-emphasis circ

12、uit (IC3: LMV324IPWR) RF amplifier (Q12: 3SK318YB) 1st IF mixer (Q13: 3SK318YB) MIC mute/Analog switch (IC4: CD4066BPWR) Antenna switch (D2: MA77) TX drive amplifier (Q2: RD01MUS1) CPU5 regulator (IC12: S-812C50AMC) IF amplifier (Q14: 2SC5006) AF power amplifier (IC5: NJM2070M) DA converter (IC10: M

13、62363FP) CPU (IC8: M30220FCRP) Scrambler switch/ UN scrambler switch (IC14: CD4066BPWR) ALC switch (IC13: CD4066BPWR) Optional unit regulator (Q61: 2SA1576, Q62: 2SC4116, D51: 1SS400) Digital/Analog switch (IC15: D4066BPWR) VCO circuit FM IF IC (IC2: TA31136FN) PLL IC (IC19: MB15E03S LPFV1) Top view

14、Bottom view 3 - 1 SECTION 3 DISASSEMBLY INSTRUCTIONS 1. Removing the chassis panel q Remove the knob A and jack cap B. w Unscrew 1 nut C. e Unscrew 2 screws D (2 10 mm, black) and 2 screws E (2 4 mm, black) from the chassis. r Unplug the speaker connector (J6). t Take off the chassis in the directio

15、n of the arrow. 2. Removing the MAIN unit. q Remove the Jack seal F. w Unsolder 4 points G of the shield cover. e Unscrew 1 nut H and 2 screws I (2 4 mm, black). r Unscrew 2 screws J (2 4 mm, black) and 3 screws K (2 4 mm, silver) and remove the shield cover. t Unsolder 2 points L. y Unscrew 3 screw

16、s M (2 4 mm, silver). u Take off the MAIN unit in the direction of the arrow. H Guide hole Chassis L K M MAIN unit Shield cover I J G F G 4 - 1 SECTION 4 CIRCUIT DESCRIPTION 2ND IF AND DEMODULATOR CIRCUITS Mixer 16 Limiter AMP 45.9 MHz 2nd LO signal IC2 TA31136FN 1st IF signal from the IF amplifier

17、(Q14) 11109 875 AF DET signal to the AF circuits SQLIN signal from the D/A converter (IC10, pin 23) 15.3 MHz Q81 2 21 Active filter Noise detector FM detector 14 NOIS signal to the CPU (IC8, pin 26) PLL IC (IC19) R5 “DIGI_W” signal from the CPU (IC8, pin 81) 3X1 Noise AMP Noise comparator X3 Q65 FI2

18、 3 4-1 RECEIVER CIRCUITS 4-1-1 ANTENNA SWITCHING CIRCUIT The antenna switching circuit toggles receive line and transmit line. This circuit does not allow transmit signals to enter the receiver circuits. Received signals from the antenna are passed through the low-pass filter (LPF: L1, L2, C1C5) and

19、 applied to the /4 type antenna switching circuit (D1, D2). While receiving, no voltage is applied to D1 and D2. Thus, the receive line and the ground are disconnected and L15, L58, C52, C76 and C516 function as a two-stage LPF which leads received signals to the RF circuits via the limiter (D50). 4

20、-1-2 RF CIRCUITS The RF circuits amplify received signals within the range of frequency coverage and filters off out-of-band signals. The signals from the antenna switching circuit are passed through a tunable bandpass filter (BPF: D9, L16, C79, C81), then applied to the RF amplifier (Q12). The ampl

21、ified signals are passed through the limiter (D72) and another two-stage BPF (D11, D12, D65, L19, L57, C92, C94, C96, C97, C502C505, C507) to suppress unwanted signals. The filtered signals are then applied to the 1st mixer circuit. 4-1-3 1st MIXER AND 1st IF AMPLIFIER CIRCUITS The 1st mixer circuit

22、 converts received signals into the 1st intermediate frequency (IF) signal by mixing with the local oscillator (LO) signal. The converted 1st IF signal is filtered at the 1st IF filter, then amplified at the 1st IF amplifier. The signals from the two-stage BPF are converted into the 46.35 MHz 1st IF

23、 signal at the 1st mixer (Q13) by being mixed with the 1st LO signals generated at the VCO (Q76, D59, D60). The 1st IF signal from the 1st mixer is passed through the crystal filter (FI1) to suppress unwanted signals, and the limiter (D63) and then applied to the 1st IF amplifier (Q14). The amplifie

24、d 1st IF signal is applied to the FM IF IC (IC2, pin 16). 4-1-4 2nd IF AND DEMODULATOR CIRCUITS The 1st IF signal is converted into the 2nd IF signal and demodulated by the FM IF IC. The FM IF IC contains 2nd mixer, limiter amplifier, quadrature detector, etc. in its package. The 1st IF signal from

25、the 1st IF amplifier is applied to the FM IF IC (IC2, pin 16), and mixed with the 45.9 MHz 2nd LO signal from the tripler (Q81) at the mixer section, to convert into the 450 kHz 2nd IF signal. The 2nd IF signal is output from pin 3 and is filtered by the ceramic filter (FI2) to sup- press the hetero

26、dyne noise. The filtered signal is applied to IC2 (pin 5) again and amplified at the limiter amplifier section and demodulated by the quadrature detector. The quadrature detector is a detection method which uses a ceramic discriminator (X3). Q65 is a mode switch and toggles the detecting mode from w

27、ide and narrow, controlled by the DIGI_W signal from CPU (IC8, pin 81). The demodulated AF signals are output from pin 9. 4-1-5 AF CIRCUITS The AF signals from FM IF IC (IC2, pin 9) are passed through the AN switch (IC14, pins 10, 11), HPF (IC3, pins 6, 7), analog switch (IC4, pins 1, 2), the LPF (I

28、C3, pins 13, 14) and analog switch (IC4, pins 10, 11). The signals from the analog switch are applied to the D/A converter (IC10, pins 11, 12) to adjust the AF output level, and then passed through the emphasis switch (Q73) whitch toggles the AF response characteristic according to the selected oper

29、ating mode (analog/FM or digital). The AF signals from the emphasis switch are applied to the AF amplifier (IC5) to obtain 300 mW of AF output power. The amplified AF signals are applied to the internal speaker (SP1) via SP jack (J3). 4 - 2 APC CIRCUITS 4-1-6 SQUELCH CIRCUIT Squelch circuit mutes AF

30、 output signal when no signals are received. A portion of the AF signals from the FM IF IC (IC2, pin 9) are applied to the D/A converter (IC10, pin 24) to control its level. The level controlled signals are output from pin 23 and applied to the active filter (IC2, pins 7, 8; R86R88, C121, C122). The

31、 filtered signals are applied to the noise amplifier section to amplify the noise components only. The amplified noise components are detected at the noise detector section, and output from pin 13 as the “NOIS” signal and applied to the CPU (IC8, pin 26). Then the CPU outputs “AFON” signal from pin

32、71 according to the “NOIS” signal level to toggle the AF regulator (Q15, Q16) ON/OFF. 4-2 TRANSMITTER CIRCUITS 4-2-1 ALC AMPLIFIER AND PRE-EMPHASIS CIRCUIT The ALC (Audio Level Control) amplifier maintains the level of the audio signals from the microphone constant. The pre- emphasis circuit amplifi

33、es the audio signals within +6 dB/oct pre-emphasis characteristic. When ALC function is ON. The AF signals from the microphone are passed through the ALC switch (IC13, pins 3, 4) and applied to the ALC amplifier (IC17, pin 3) to limit its level. The level limited signals are output from pin 5 and pa

34、ssed through the another ALC switch (IC13, pins 8, 9) and UN_SEC switch (IC13, pins 10, 11). The signals from UN_SEC switch are then applied to the pre-emphasis circuit (IC3, pins 8, 10) to obtain frequency characteristic of +6 dB/oct. When ALC function is OFF. The audio signals from the microphone

35、are passed through the ALC switch (IC13, pins 1, 2 and pins 10, 11) and UN_SEC switch (IC13, pins 10, 11). The signals from UN_SEC switch are then applied to the pre-emphasis circuit (IC3, pins 8, 10). The signals from the pre-emphasis circuit are passed through the analog switch (IC4, pins 3, 4) an

36、d LPF (IC3, pins 13, 14). The signals from the LPF are passed through another analog switch (IC4, pins 8, 9), digital/analog switch (IC15, pins 8, 9 and pins 3, 4) and D/A converter (IC10, pins 21, 22) to adjust its level. The level adjusted signals from the D/A converter are applied to the modulato

37、r circuit (D61). 4-2-2 MODULATOR CIRCUIT The modulation circuit modulates the VCO oscillating signal with the audio signals from the microphone. AF signals from the D/A converter (IC10, pin 22) are applied to the modulation circuit (D61) to modulate the oscillated signal by changing the reactance of D61 at the VCO (Q76, D59, D60). 4-2-3 TRANSMIT AMPLIFIERS The VCO output signal is amplified to transmit power level by the transmit amplifiers . The VCO output signal is buffer-amplified by the buffer amp- lifiers (Q74,