Casio_CTK-100_Service_Manual电路图.pdf
《Casio_CTK-100_Service_Manual电路图.pdf》由会员分享,可在线阅读,更多相关《Casio_CTK-100_Service_Manual电路图.pdf(16页珍藏版)》请在收音机爱好者资料库上搜索。
1、(without price) CTK-100 ELECTRONIC KEYBOARD R CTK-100 RadioFans.CN 收音机爱 好者资料库 INDEX CONTENTS SPECIFICATIONS. 1 BLOCK DIAGRAM . 2 CIRCUIT DESCRIPTION . 3 TROUBLESHOOTING. 5 IC AND TRANSISTOR LEAD IDENTIFICATIONS . 6 SCHEMATIC DIAGRAMS . 7 PCB VIEW Maximum Output Level (Vrms with 8 load each channel):
2、 76 mV 20% with key G2 pressed in Street Organ tone Speaker Input Level:935 mV 20% with key G2 pressed in Street Organ tone Minimum Operating Voltage:6.0 V General Number of Keys:49 Polyphonic:8-note Preset Tones:100 Auto-Rhythms:100 Auto-Accompaniment:CASIO Chord/Fingered Demonstration Tune:Classic
3、al Medley Built-In Speakers:10 cm dia. 1.0W Input Rating: 2 pcs. Terminals:Output Jack Output Impedance: 120 , Output Voltage: 3 V (rms)MAX, AC Adapter Jack (DC 9 V) Power Source:3-way AC or DC source AC: AC adapter AD-5 DC: 6 AA size dry batteries Battery life: Approx. 3 hours (SUM-3/R6P) Approx. 6
4、 hours (AM-3/LR6) Power Consumption:5.0 W Dimentions:86 x 857 x 285 mm (HWD) (3-3/8 x 33-3/4 x 11-1/4 inches) (HWD) Weight:3.2 kg (7.0 lbs) excluding batteries Standard Accessory:Music stand RadioFans.CN 收音机爱 好者资料库 2 BLOCK DIAGRAM KO0KO9 KI0KI7 Keyboard Switches Oscillator VDD +5V Power supply circu
5、it VC +9V Amplifier Speakers Output Jack LA4598 Filter T3/T4 CPU MSM6387-13 Main Volume T2 3 0IK1IK2IK3IK4IK5IK6IK7IK 0OK )1CK( 012C2#C2D2#D2E2F 1OK )2CK( 232#F2G2#G2A2#A2B 2OK )3CK( 453C3#C3D3#D3E3F 3OK )4CK( 673#F3G3#G3A3#A3B 4OK )5CK( 894C4#C4D4#D4E4F 5OK )6CK( enoTmh t y hR4#F4G4#G4A4#A4B 6OK )7
6、CK( opmeT pU opmeT nwoD 5C5#C5D5#D5E5F 7OK )8CK( / t ratS potS nI - l l iF5#F5G5#G5A5#A5B 8OK )9CK( omeD6C .pmoccA 1emu l oV ) n i M( .pmoccA 2emu l oV .pmoccA 3emu l oV .pmoccA 4emu l oV )xaM( 9OK rewoP FFO l a mroNdereg n i F OISAC drohC CIRCUIT DESCRIPTION Key and Switch Matrix Nomenclature of Ke
7、ys F#3 G#3 A#3C#4 D#4F#4 G#4 A#4C#5 D#5F#5 G#5 A#5 F3G3A3B3C4D4E4F4G4A4B4C5D5E5F5G5A5B5C6 D#3C#3A#2G#2F#2D#2C#2 C2D2E2F2G2A2B2C3D3E3 4 CPU (MSM6387-13) The CPU contains a sound data ROM and a DAC (Digital to Analog Convertor), and it provides a sound waveform in accordance with the pressed key and t
8、he selected tone. The following table shows the pin functions of the CPU. Filter Block Since the sound signal from the CPU is a stepped waveform, the filter block is added to smooth the waveform. From CPU To main volume Pin No.TerminalIn/ OutFunction 1, 2TEST1, TEST2 Not used. Connected to ground. 3
9、RESETIn Power ON reset terminal. When the power switch is turned on, the terminal receives a low level signal and the internal circuits of the LSI are initialized. 4AVDDIn +5 V sorce for the built-in DAC 5OUTOut Sound waveform output 6AGNDIn Ground (0 V) source for the built-in DAC 7GNDIn Ground (0
10、V) source 8, 9COSI, COSOIn/Out 21.725 MHz clock pulse input/output 10VDDIn +5 V source 11 18KI0 KI7In Input terminal from keys and switches 19, 20KO11, KO10 Not used. 21 30KO9 KO0Out Key and switch scan signal output VDD C273(H) C473(H) 3.3K 1K2.2K C333(H) T4 T3 2SC1740SQ1K 150K 1.5K 120K 1K C822(H)
11、 C823(H) AGAGAG AGAG 2SC1740SQ 5 Power Amplifier (LA4598) The power amplifier is a 2-channel power amplifier with a standby switch. The following table shows the pin functions of the power amplifier. TROUBLESHOOTING Nature of TroubleFaulty BlockCheckpoint No powerPower Supply CircuitEmitter of T2 sh
12、ould provide +5.5 V. Base of T2 should receive +6 V. Power Jack Jack contact. No sound at allPower Amp. (LA4598)Pin 9 should receive +9 V when the power switch is turned on. Check output signals of pins 3 and 12. CPU (MSM6387-13)Pins 21 30 should provide pulses. Pin 5 should have a sound signal when
13、 keys are pressed. Oscillator Pins 8 and 9 of the CPU should receive an ocsillation signal. A certain key or switch does not function Key and Switch MatrixDust on the contact. Certain keys or switches do not function Key and Switch MatrixOpen circuit on KC or KI line. Pin No.TerminalIn/OutFunctiion
14、1Power GND Ground (0 V) source 2Ch1 B.S.Out Terminal for a bootstrap capacitor 3Ch1 OUTIn Channel1 output 4VCCIn +9 V source. Connected to the power source directly. 5Ch1 N.F.In Negative feedback input 6Ch1 INIn Channel1 input 7D.C. Terminal for a decoupling capacitor 8Pre GNDIn Ground (0 V) source
15、9StandbyIn Power control signal input. 0 V: OFF, +9 V: ON 10Ch2 INIn Channel2 input 11Ch2 N.F.In Negative feedback input 12Ch2 OUTOut Channel2 output 13Ch2 B.S. Terminal for a bootstrap capacitor 14NC Not used. 6 IC AND TRANSISTOR LEAD IDENTIFICATION T3, T4: 2SC1740SQT2: 2SD2008Q,R LA4598 30 29 28 2
16、4 27 26 25 23 22 21 20 19 18 17 16 TEST2 TEST1 RESET GND AVDD OUT AGND COSI COSO VDD KI0 KI1 KI2 KI3 KI4 1 2 3 7 4 5 6 8 9 10 11 12 13 14 15 KO0 KO1 KO2 KO6 KO3 KO4 KO5 KO7 KO8 KO9 KO10 KO11 KI7 KI6 KI5 BCE BCE Power GND Ch1 B.S. Ch1 OUT VCC Ch1 N.F. Ch1 IN D.C. Pre GND Standby Ch2 IN Ch2 N.F. Ch2 O
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Casio_CTK-100_Service_Manual 电路图 Casio_CTK 100 _Service_Manual
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf


