Casio_CPS-85_Service_Manual电路图.pdf
《Casio_CPS-85_Service_Manual电路图.pdf》由会员分享,可在线阅读,更多相关《Casio_CPS-85_Service_Manual电路图.pdf(24页珍藏版)》请在收音机爱好者资料库上搜索。
1、CPS-85 CPS-85 ELECTRONIC KEYBOARD POWERVOLUME TRANSPOSE OFFONMINMAX F#G ABCDEABC#EF DIGITAL EFFECTTONEMEMORY PIANO 1 PIANO 2 E. PIANO 1 E. PIANO 2 HARPSI- CHORD VIBRA- PHONE PIPE ORGAN JAZZ ORGAN STRINGS SYNTH- STRINGS SELECTSONG A SONG BRECORDSTOPSTART CONTROLDEMO 1510152025 RadioFans.CN 收音机爱 好者资料库
2、 1 CONTENTS Page Specifications . 1 Block Diagram. 3 Circuit Description . 4 Major Waveforms . 11 Printed Circuit Boards . 12 Schematic Diagrams . 13 Exploded View . 19 Parts List . 21 SPECIFICATIONS GENERAL Keyboard:88 full size keys with initial touch response Polyphony:24 notes maximum Tones:10 (
3、with layering) Tuning curves:3 types (preset for each tone) Digital effects:REVERB Demo tunes Number of tunes:10 Titles:1. Grande valse brillante 2. Turkish March 3. One-Eighty 4. Opaque Mist 5. Harmonious blacksmith 6. Dream Sequence 7. Fugue in G minor 8. Moveable Blues 9. Rainbow 10. Ave Maria Pl
4、ayback:Repeat sequential play of all tunes; playback always starts from begin- ning of tune Manual memory Type:Real-time recording and playback Number of songs:2 (SONG A, SONG B) Capacity:Approximately 1,200 notes (SONG A + SONG B) Back-up:Power supplied by batteries or AC adaptor Pedal:Damper Other
5、 featuresTranspose (1 octave, semitone steps) Tuning (adjustable, A4 = 440 Hz 50 cents) MIDI:8-channel multi-timbre reception Speakers:14 cm 2 (6 W + 6 W) Terminals:PHONES (standard stereo jack 1) LINE OUT (standard mono jack 2) Output impedance: 1.0 K Output voltage: 1.5 V (RMS) MAX LINE IN (standa
6、rd mono jack 2) Input impedance: 47 K Sensitivity:200 mV MIDI OUT/IN (DIN jack 2) RadioFans.CN 收音机爱 好者资料库 2 ELECTRICAL Current drain with 12 V DC: No sound output240 mA 20 % Maximum volume with 24 keys from C1 to B2 pressed in Jazz organ tone2050 mA 20 % Volume: maximum, Touch response: maximum Phon
7、e output level (Vrms with 8 load each channel): with key E3 pressed in Jazz organ toneL-ch60 mV 20 % R-ch65 mV 20 % Speaker output level (Vrms with 4 load each channel): with key E3 pressed in Jazz organ toneL-ch860 mV 20 % R-ch920 mV 20 % Lineout output level (Vrms with 47 k load each channel): wit
8、h key B5 pressed in Jazz organ toneL-ch140 mV 20% R-ch160 mV 20% Minimum operating voltage:6.5 V DAMPER PEDAL (standard mono jack 1) DC 12 V (DC jack 1) Power supplyDual power supply system Batteries:6 D-size batteries Battery life:Approximately 4 hours on manganese batteries AC adaptor:AD-12 Auto p
9、ower off:Turns power off approximately 5 minutes after last key operation. Enabled under battery power only, can be disabled manually. Power consumption:18 W Dimensions (HWD):100 1372 414 mm (without stand) (3-15/16 54-1/16 16-5/16 inches) Weight:Without stand and excluding batteries 16.8 kg (37.1 l
10、bs) RadioFans.CN 收音机爱 好者资料库 3 BLOCK DIAGRAM Buttons Keyboard FI0 FI10 SI0 SI10 KC0 KC7 KI0 KI2 MIDI INOUT Working Storage RAM (64K-bit) LSI2 HY6264ALLJ-70 MA0 MA12 MD0 MD7 MD0 MD15 MA1 MA19 Sound Source ROM (8M-bit) LSI3 MX23C1610MC-12 CPU LSI4 GT913F BCK, SO, LRCKMA0, MA1 EA0 EIO0 EA14 EIO7 Effect
11、RAM (256K-bit) LSI5 TC55257DFL-70L DSP LSI1 HG51B277FB LEDs VDD SONGA SONGB DIGITAL EFFECT SELECT STOP LRCKSO RmelLmel BCK D/A Converter LSI6 UPD6379GR Filter IC104 Main Volume Power Amplifier IC101 LA4620 Output Speakers Reset IC IC 1 RN5VD35AA Pre. Amp. IC103 Line In POWER (APO) Power Supply Circu
12、it Q101 Q106 D108, D110, D111 6 D-size batteries AC adaptor AD-12 From CPU Line Out AVCCVDDVCCAVDDLVDD 4 CIRCUIT DESCRIPTION KEY MATRIX Note: Each key has two contacts, the first conatct (1) and second contact (2). Key Second contact (2)First contact (1) KC SI FI 0CK1CK2CK3CK4CK5CK6CK7CK 0IF)1(0A)1(
13、0#A)1(0B)1(1C)1(1#C)1(1D)1(1#D)1(1E 0IS)2(0A)2(0#A)2(0B)2(1C)2(1#C)2(1D)2(1#D)2(1E 1IF)1(1F)1(1#F)1(1G)1(1#G)1(1A)1(1#A)1(1B)1(2C 1IS)2(1F)2(1#F)2(1G)2(1#G)2(1A)2(1#A)2(1B)2(2C 2IF)1(2#C)1(2D)1(2#D)1(2E)1(2F)1(2#F)1(2G)1(2#G 2IS)2(2#C)2(2D)2(2#D)2(2E)2(2F)2(2#F)2(2G)2(2#G 3IF)1(2A)1(2#A)1(2B)1(3C)1(
14、3#C)1(3D)1(3#D)1(3E 3IS)2(2A)2(2#A)2(2B)2(3C)2(3#C)2(3D)2(3#D)2(3E 4IF)1(3F)1(3#F)1(3G)1(3#G)1(3A)1(3#A)1(3B)1(4C 4IS)2(3F)2(3#F)2(3G)2(3#G)2(3A)2(3#A)2(3B)2(4C 5IF)1(4#C)1(4D)1(4#D)1(4E)1(4F)1(4#F)1(4G)1(4#G 5IS)2(4#C)2(4D)2(4#D)2(4E)2(4F)2(4#F)2(4G)2(4#G 6IF)1(4A)1(4#A)1(4B)1(5C)1(5#C)1(5D)1(5#D)1
15、(5E 6IS)2(4A)2(4#A)2(4B)2(5C)2(5#C)2(5D)2(5#D)2(5E 7IF)1(5F)1(5#F)1(5G)1(5#G)1(5A)1(5#A)1(5B)1(6C 7IS)2(5F)2(5#F)2(5G)2(5#G)2(5A)2(5#A)2(5B)2(6C 8IF)1(6#C)1(6D)1(6#D)1(6E)1(6F)1(6#F)1(6G)1(6#G 8IS)2(6#C)2(6D)2(6#D)2(6E)2(6F)2(6#F)2(6G)2(6#G 9IF)1(6A)1(6#A)1(6B)1(7C)1(7#C)1(7D)1(7#D)1(7E 9IS)2(6A)2(6
16、#A)2(6B)2(7C)2(7#C)2(7D)2(7#D)2(7E 01IF)1(7F)1(7#F)1(7G)1(7#G)1(7A)1(7#A)1(7B)1(8C 01IS)2(7F)2(7#F)2(7G)2(7#G)2(7A)2(7#A)2(7B)2(8C 0IK LATIGID TCEFFE /1ONAIP 2ONAIP /1ONAIP.E 2ONAIP.E -CISPRAH /DROH -HPARBIV ENO EPIP /NAGRO ZZAJ NAGRO /SGNIRTS HTNYS SGNIRTS TCELES /AGNOS BGNOS 1IKDROCERLORTNOCOMED -
17、OPSNART #FES -OPSNART #GES -OPSNART #AES -OPSNART DES -OPSNART EES 2IKPOTSTRATS -OPSNART GES -OPSNART AES -OPSNART BES -OPSNART #CES 5 NOMENCLATURE OF KEYS POWER SUPPLY CIRCUIT The power supply circuit generates five voltages as shown in the following table. VDD voltage is always generated. The othe
18、rs are controlled by POWER signal from the CPU. RESET CIRCUIT When batteries are set or an AC adapter is connected, the reset IC provides a low pulse to the CPU. The CPU then initializes its internal circuit, and clears the working storage RAM. When the power switch is pressed, the CPU receives a lo
19、w level signal. The CPU sends POWER signal to the power supply circuit, also sends a reset signal to the DSP. When the keyboard is powered by batteries and no operation is made for six minutes, CPU drops signal POWER to shut all the voltage except VDD off. C2 C#2 D#2F#2G#2A#2C#3 D#3F#3 G#3 A#3C#4 D#
20、4F#4 G#4 A#4C#5 D#5F#5 G#5 A#5C#6 D#6F#6 G#6 A#6C#7 D#7F#7 G#7 A#7 D2 E2 F2 G2 A2 B2C1 D1 E1 F1 G1 A1 B1A0 B0C3 D3 E3 F3 G3 A3 B3 C#1 D#1F#1G#1A#1A#0 C4 D4 E4 F4 G4 A4 B4 C5 D5 E5 F5 G5 A5 B5D6 E6 F6 G6 A6 B6C6C7 D7 E7 F7 G7 A7 B7 C8 Reset IC IC1 RN5VD35AA DSP LSI1 HG51B277FB VDD Reset signal To pow
21、er supply circuit VDD Battery set RESET VDD Power switch NMI POWER PLE CPU LSI4 GT913F SCKO emaNega t l oVfono i t areporoF DDVV5+MAR t c e f f E,MARegaro t s gn i kroW,MORecruosdnuoS,PSD,CIteseR,UPC DDVAV5+skc a j n i en i L,CAD DDVLV5+pma l to l iP CCVV9+re i f i l pmarewoP , s kca j tuoen i L CCV
22、AV9+.pmAerP 6 CPU (LSI4: GT913F) The 16-bit CPU contains a 1k-byte RAM, three 8-bit I/O ports, two timers, a key controller and serial interfaces. The CPU detects key velocity by counting the time between first-key input signal FI and second-key SI from the keyboard. The CPU reads sound data and vel
23、ocity data from the sound source ROM in accordance with the selected tone; the CPU can read rhythm data simultaneously when a rhythm pattern is selected. Then the CPU provides 16-bit serial sound data to the DSP. The CPU also controls MIDI input/output and stores sequencer data into the working stor
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Casio_CPS-85_Service_Manual 电路图 Casio_CPS 85 _Service_Manual
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf


