Casio_CTK-650_Service_Manual电路图.pdf
《Casio_CTK-650_Service_Manual电路图.pdf》由会员分享,可在线阅读,更多相关《Casio_CTK-650_Service_Manual电路图.pdf(22页珍藏版)》请在收音机爱好者资料库上搜索。
1、(with price) CTK-650 ELECTRONIC KEYBOARD R CTK-650 RadioFans.CN 收音机爱 好者资料库 CONTENTS SPECIFICATIONS .1 BLOCK DIAGRAM .2 CIRCUIT DESCRIPTION CPU (HD6433298A16P : H8/329) .3 DIGITAL SIGNAL PROCESSOR, LSI-S (HG51A115A01FD) .4 KEY TOUCH LSI (HG52E35P) .5 POWER AMPLIFIER (LA4598) .6 BUTTON MATRIX . KEY MA
2、TRIX .8 WIRING DIAGRAM . IC LEAD IDENTIFICATION AND INTERNAL CIRCUIT .10 PCB VIEW AND MAJOR WAVEFORMS . SCHEMATIC DIAGRAM . PARTS LIST .15 EXPLODED VIEW .19 7 9 12 13 RadioFans.CN 收音机爱 好者资料库 1 Number of keys:61 Polyphony:32-note(max.) Preset tones:128 Magical preset:BREAK BEAT 16 MELODYCOMP 8 SHADOW
3、 DRUM 4 FREE SESSION 32 TONE STACK 40 KEY SPLIT 12 HYPERACTIVE 16 Auto-accompaniment:Rhythm patterns 128 Tempo Adjustable(40 - 255) Chords Three system: CASIO CHORD, FINGERD, FULL-RANGE CHORD Other Variation pattern, fill-in pattern, intro/ending pattern for each rhythm. Song memory:song:one System:
4、Real-time recording Memory capacity:Up to 1,300 notes Registration memory:4 setups Sound control pads:Phrases10 Drums10 SE/Percussion10 Controller2 Digital effects:REVERB 1, REVERB 2, REVERB 3, CHORUS, TREMOLO, PHASE SHIFTER, ORGAN SP, ENHANCER, FLANGER, EQLOUNDNESS DEMO tunes:3 tunes Other function
5、s:Transpose (F# C F : half-note) Tuning adjustable A4 = 440KHz 50 cents increments Volume control (Main /Accompaniment) Speakers:12cm diameter X 2 (Output:2W+2W) I/O terminals:Power supply9V DC jack HeadphonesStereo mini jack Output impedance:100 ohm Output voltage:4.5V(RMS. max) Assignable jackStan
6、dard jack MIDIIN, OUT Power supply:3-way AC/DC power sources; BatteriesSix D-size Battry lifeApproximately 5 hours on R20P(SUM-1) ACRequired optional AD-5 AC adaptor Car batteryRequired optional CA-5 car adaptor Auto power off:Approximately 6 minutes after the last operation Power consumption:7.7W D
7、imensions:942 X 367 X 135 mm(HWD) 31 7/16 X 14 1/2 X 4 3/8 inches(HWD) Weight:5.2kg(11.7lbs) excluding batteries Accessory:Score stand SPECIFICATION RadioFans.CN 收音机爱 好者资料库 2 BLOCK DIAGRAM Keyboard KC0KC7 SI0SI7 FI0FI7 Key Touch LSI HG52E35P D0D7 RAM-1(64K) MN4464-08L-1 CPU HD6433298A16P (H8/329) 7-
8、Segment LED LO0LO4 LED driver BA612 La Lp KO0KO5 Buttons KI1KI7 100K VDD Power Switch MIDI INOUT RAM-2(64K) MN4464-08L-2 EA0EA12 ED0ED7 LSI-S HG51A115A01FD RA0RA19 RD0RD15 ROM(16M) TC5316200CP-C079 WCK1 SLOP BCK D/A Converter PD6376CX Filter Filter Main Volume Power Amplifier LA4598 Output Speakers
9、Address Bus KO04 3 CIRCUIT DESCRIPTION CPU(HD6433298A16P : H8/329) The 16-bit CPU contains a 32K-byte ROM, a 1K-byte RAM, an 8-bit A/D converter, timers and I/O ports. The CPU accesses to the DSP, Key Touch LSI, RAM, buttons and LEDs. But the CPU directly receives MIDI and pedal signals. Pin No.Term
10、inalIn/OutFunction 1P40/IRQ2InKO signal data. 2P41/IRQ1InTiming signal for KO signal. 3P42/IRQ0InAPO signal output. 4P43/-RDOutRead signal outpt. 5P44/-WROutWrite signal output. 7P46/PHIOutSystem clock output. 8P47/-WAITInWait signal input 9P50/TxdOutMIDI signal output. 10P51/RxdInMII signal input.
11、11P52/SCKOutReset signal output. 12-RESETInReset signal input. 13-NMIInPower on signal input.(Low active) 14VccIn+5V source. 15-STBYInStandby signal input. Connected to +5V. 16VssInGround(0V) source. 17,18XTAL,EXTALIn/Out 20MHz clock pulse input/output. Connected to crystal. 19,20MD1,MD0InSelection
12、for system. MD1 MD0MODE 01MODE-1 : Internal ROM mode 10MODE-2 : Non internal ROM mode 11MODE-3 : Single chip mode 21AVssInAnalog ground source. 22P70/AN0InConnected to ground. 2329P71/AN0P77/AN7InKI signal input. 30AVccIn+5V source. 3138 P60/FTCIP67/TMO1OutControl signal for 7-segment LED. 39VccIn+5
13、V source. 4156P26/A14P10/A0OutAddress bus. 48VssInGround(0V) source. 5764P30/D0P37/D7In/Out Data bus. 4 DIGITAL SIGNAL PROCESSOR, LSI-S (HG51A115A01FD) The LSI-S is a 16-bit DSP(Digital Signal Processor) and accessable to 16M-bit sound source ROM and to 64K- bit RAM. The DSP can read data of 32 poly
14、phonic note from the ROM and provides two 16-bit serial dat with timing signals to each channels D/A converter. Pin No.TerminalIn/OutFunction 17D7D0I/OData bus. 11GND7InGround(0V) source. 12CK16Out16.384MHz clock pulse output. 13VCC6In+5V source 14CK0InClock pulse input. Connected to terinal CK16. 1
15、6VCC1In+5V source. 17GND1InGround(0V) source. 18,19XTI, XTOIn/Out16.384MHz clock pulse input/output. Connected to crystal. 21CCSBIChip select signal input. 2225CA0CA3InAddress bus. 26CE0InConnected to ground.(ROM interface ontrol terminal) 27CWRBInWrite enable signal. 28CRDBInRead enebla signal. 33R
16、ESBInReset sna iput 34TESBInConnected to +5V. 4049 5257 RD0RD15InData bus for sound source ROM. 50VCC2In+5V source. 51GND2InGround(0V) source. 59RA22OutChip enable signal output for ROM. 6273 7582 RA0RA19OutAddress bus for sound source ROM. 74GND5InGround(0V) source. 84VCC3In +5V source. 85GND3InGro
17、und source. 86WOK1OutWard clock for DAC. 88SOLPOut16-bit serial data for L-channel DAC. 89BOKOutBit clock for DAC. 93VCC5In+5V source. 95,97 99105 107,109 110,112 EA0EA12OutAddress bus for RAM. 96EWEBOutWrite enable signal for RAM. 106EOEBOutRead enable signal for RAM. 108VCC7In+5V source. 111ECEBOu
18、tChip eneble signal for RAM. 118VCC4In+5V source. 119GND4InGround(0V) source. 123130ED0ED7In/OutData bus for RAM. 131GND6InConnected to Ground. 132SSIInConnected to Ground. 133SBCKInConnected to Ground. 134SWCKInConnected to Ground. 5 KEY TOUCH LSI(HG52E35P) By counting the time between the first ke
19、y input signal FI and the second SI from the keyboard unit, the key touch LSI detects key velocity of 256-step. Then the LSI sends the CPU note numbers and their velocities. Pin No.TerminalIn/OutFunction 1REQBOutInterrupt request. Not used. 2,3FI10,SI10InConnected to +5V. 4VCCIn+5V source. 5CRDBInRe
20、ad enable signal. 6CWRBInWrite enable signal. 7CCBBInChip select signal. 8TInTest terminal. Connected to +5V. 9STYBInStandby terminal. Connected to +5V. 10RESBInReset signal. 11WInTest terminal. Connected to +5V. 12CKIInExternal clock input. 13TMDInTest terminal. Connected to ground. 14TSTInTest ter
21、minal. Connected to ground. 15CKOOutExternal clock output. Not used. 16GNDInGround(0V) source. 17XINInClock pulse input. Connected to ground. 18XOUTOutClock pulse output. Not used. 19TRESInTest terminal. Connected to ground. 2028CD0CD7In/Out Data bus. 24GNDInGround(0V) source. 2931CA0CA2OutAddress b
22、us. 32VCCIn+5V source. 33433343 53555355 57635763 FI0FI9FI0FI9 SI0SI9SI0SI9 InKey input signal. 40VCCIn+5V source. 4453KC0KC7OutKey scan signal. 48,56GNDInGround(0V) source. 54VCCIn+5V source. Keyboard KC0KC7 FI0FI9 SI0SI9 Key Touch LSI HG52E35P RESB CCSB CWRB CRDB CKI P30/D0P37/D7 P12/A2P10/A0CA0CA
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Casio_CTK-650_Service_Manual 电路图 Casio_CTK 650 _Service_Manual
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf
K-22.rar
intek m4035s.jpg
Intek M790.djvu


