Marantz-CD6005-cd-sm2 电路图 维修手册.pdf
《Marantz-CD6005-cd-sm2 电路图 维修手册.pdf》由会员分享,可在线阅读,更多相关《Marantz-CD6005-cd-sm2 电路图 维修手册.pdf(76页珍藏版)》请在收音机爱好者资料库上搜索。
1、START:|g1cz3Z09ximWbk6cjE4rRA=|ZHUjcQyjwr79wUdMNcGaAFbnXSeiN+nuQIsSycW69t8=|BhsapbweKQXgoFLBMA/MOw=|:END CD Player CD6005 /U1B/K1B N1B/N1SG CD6005 S1356V04DM/DG1610 Copyright 2016 D INPOWERPowerswitch input voltage; connect a 1 ?F or greater ceramic capacitor from IN to GND as close as possible to t
2、he IC. FLAGOUTPUTActivelow opendrain output, asserted during overcurrent, overtemperature or reversevoltage conditions. Connect a 10 k? or greater resistor pullup, otherwise leave unconnected. OUTOUTPUTPowerswitch output; connect a 1 ?F ceramic capacitor from OUT to GND as close as possible to the I
3、C is recommended. A 1 ?F or greater ceramic capacitor from OUT to GND must be connected if the USB requirement (i.e.120 ?F capacitor minimum) is not met. ILIM*INPUTExternal resistor used to set currentlimit threshold; recommended 5 k? RILIM 250 k?. PAD1*THERMALExposed Thermal Pad: Must be soldered t
4、o PCB Ground plane *(For adjustable version only, otherwise not connected. *For DFN version only. NCP380 2 INOUT EN ILIM* GND NCP380 USB Port GND D+ D VBUS Rlim USB INPUT 5V EN FLAG USB DATA Rfault * Figure 1. Typical Application Circuit 100 k? 1 ?F 120 ?F FLAG *For adjustable version only. (Top vie
5、w) Figure 2. Pin Connections 1 2 3 6 5 4 OUT ILIM* FLAG IN GND EN PAD1 UDFN6 OUT GND FLAG IN EN 1 2 3 5 4 TSOP5 1 2 3 6 4 OUT ILIM* 5 FLAG IN GND EN TSOP6 *For adjustable version only, otherwise not connected. PIN FUNCTION DESCRIPTION Pin NameTypeDescription ENINPUTEnable input, logic low/high (i.e.
6、 EN or EN) turns on power switch GNDPOWERGround connection; INPOWERPowerswitch input voltage; connect a 1 ?F or greater ceramic capacitor from IN to GND as close as possible to the IC. FLAGOUTPUTActivelow opendrain output, asserted during overcurrent, overtemperature or reversevoltage conditions. Co
7、nnect a 10 k? or greater resistor pullup, otherwise leave unconnected. OUTOUTPUTPowerswitch output; connect a 1 ?F ceramic capacitor from OUT to GND as close as possible to the IC is recommended. A 1 ?F or greater ceramic capacitor from OUT to GND must be connected if the USB requirement (i.e.120 ?F
8、 capacitor minimum) is not met. ILIM*INPUTExternal resistor used to set currentlimit threshold; recommended 5 k? RILIM 250 k?. PAD1*THERMALExposed Thermal Pad: Must be soldered to PCB Ground plane *(For adjustable version only, otherwise not connected. *For DFN version only. NCP380 7 BLOCK DIAGRAM G
9、ate Driver UVLO Vref TSD Control logic and timer EN block Flag Osc INOUT /FLAG GND EN Blocking control Current Limiter ILIM* 65 CS4398 (IC304) CS4398 Terminal Function Block Diagram 6DS568F1 CS4398 1. PINOUT DRAWING Figure 1. Pinout Drawing DSD_BDSD_A DSD_SCLKVLS SDINVQ SCLKAMUTEC LRCKAOUTA- MCLKAOU
10、TA+ VDVA DGNDAGND M3 (AD1/CDIN)AOUTB+ M2 (SCL/CCLK)AOUTB- M1 (SDA/CDOUT)BMUTEC M0 (AD0/CS)VREF RSTREF_GND VLCFILT+ 1 2 3 4 5 6 7 821 22 23 24 25 26 27 28 9 10 11 1217 18 19 20 13 1415 16 DS568F17 CS4398 Pin NamePin #Pin Description DSD_A DSD_B 28 1 Direct Stream Digital Input (Input) - Input for Dir
11、ect Stream Digital serial audio data. DSD_SCLK2DSD Serial Clock (Input) - Serial clock for the Direct Stream Digital audio interface. SDIN3Serial Audio Data Input (Input) - Input for twos complement serial audio data. SCLK4Serial Clock (Input) - Serial clock for the serial audio interface. LRCK5 Lef
12、t Right Clock (Input) - Determines which channel, Left or Right, is currently active on the serial audio data line. MCLK6Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters. VD7Digital Power (Input) - Positive power for the digital section. DGND8Digital Ground (Inpu
13、t) - Ground reference for the digital section. RST13Reset (Input) - The device enters system reset when enabled. VLC14Control Port Power (Input) - Positive power for Control Port I/O. FILT+15 Positive Voltage Reference (Output) - Positive reference voltage for the internal sam- pling circuits. REF_G
14、ND16Reference Ground (Input) - Ground reference for the internal sampling circuits. VREF17Voltage Reference (Input) - Positive voltage reference for the internal sampling circuits. BMUTEC AMUTEC 18 25 Mute Control (Output) - The Mute Control pin is active during power-up initialization, mut- ing, po
15、wer-down or if the master clock to left/right clock frequency ratio is incorrect. During reset, these outputs are set to a high impedance. AOUTB+ AOUTB- 20 19 Differential Right Channel Analog Output (Output) - The full-scale differential analog output level is specified in the Analog Characteristic
16、s specification table. AGND21Analog Ground (Input) - Ground reference for the analog section. VA22Analog Power (Input) - Positive power for the analog section. AOUTA+ AOUTA- 23 24 Differential Left Channel Analog Output (Output) - The full-scale differential analog out- put level is specified in the
17、 Analog Characteristics specification table. VQ26Quiescent Voltage (Output) - Filter connection for internal quiescent voltage. VLS27Serial Audio Interface Power (Input) - Positive power for serial audio interface I/O. Stand-Alone Mode Definitions M3 M2 M1 M0 9 10 11 12 Mode Selection (Input) - Dete
18、rmines the operational mode of the device. Control Port Mode Definitions AD1/CDIN9 Address Bit 1 (IC) / Control Data Input (SPI) (Input) - AD1 is a chip address pin in IC mode; CDIN is the input data line for the Control Port interface in SPI mode. SCL/CCLK10Serial Control Port Clock (Input) - Seria
19、l clock for the serial Control Port. SDA/CDOUT11 Serial Control Data (IC) / Control Data Output (SPI) (Input/Output) - SDA is a data I/O line in IC mode. CDOUT is the output data line for the Control Port interface in SPI mode. AD0/CS12 Address Bit 0 (IC) / Control Port Chip Select (SPI) (Input) - A
20、D0 is a chip address pin in IC mode; CS is the chip select signal for SPI format. Copyright Cirrus Logic, Inc. 2005 (All Rights Reserved) 120 dB, 192 kHz Multi-Bit DAC with Volume Control Features ?Advanced Multi-bit Delta-Sigma Architecture 120 dB Dynamic Range -107 dB THD+N Low Clock Jitter Sensit
21、ivity Differential Analog Outputs ?PCM input 102 dB of Stopband Attenuation Supports Sample Rates up to 192 kHz Accepts up to 24 bit Audio Data Supports All Industry Standard Audio Interface Formats Selectable Digital Filter Response Volume Control with 1/2 dB Step Size and Soft Ramp Flexible Channe
22、l Routing and Mixing Selectable De-Emphasis ?Supports Stand-Alone or IC/SPI Configuration Embedded Level Translators 1.8 V to 5 V Serial Audio Input 1.8 V to 5 V Control Data Input ?Direct Stream Digital (DSD) Dedicated DSD Input Pins On-Chip 50 kHz Filter to Meet Scarlet Book SACD Recommendations M
23、atched PCM and DSD Analog Output Levels Non-Decimating Volume Control with 1/2 dB Step Size and Soft Ramp DSD Mute Detection Supports Phase-Modulated Inputs Optional Direct DSD Path to On-Chip Switched Capacitor Filter ?Control Output for External Muting Independent Left and Right Mute Controls Supp
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- Marantz-CD6005-cd-sm2 电路图 维修手册 Marantz CD6005 cd sm2 维修 手册
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf


