Pioneer-XCIS21T-cd-sm 电路图 维修手册.pdf

《Pioneer-XCIS21T-cd-sm 电路图 维修手册.pdf》由会员分享，可在线阅读，更多相关《Pioneer-XCIS21T-cd-sm 电路图 维修手册.pdf（74页珍藏版）》请在收音机爱好者资料库上搜索。

1、ORDER NO. RRV2148 XC-IS21T 1. SAFETY INFORMATION.2 2. EXPLODED VIEWS AND PARTS LIST . 3 3. BLOCK DIAGRAM AND SCHEMATIC DIAGRAM 16 4. PCB CONNECTION DIAGRAM.34 5. PCB PARTS LIST.46 6. ADJUSTMENT.51 7. GENERAL INFORMATION.57 CONTENTS 7.1 DIAGNOSIS.57 7.1.1 SEQUNCE AFTER THE POWER ON.57 7.1.2 SINGLE OP

2、ERATION METHOD.58 7.1.3 DISASSEMBLY.60 7.1.4 PCB LOCATION.64 7.2 PARTS.65 7.2.1 IC . 65 8. PANEL FACILITIES AND SPECIFICATIONS.70 T ZZY MAY 1999 Printed in Japan THIS MANUAL IS APPLICABLE TO THE FOLLOWING MODEL(S) AND TYPE(S). CD TUNER DECK Remarks Type Model XC-IS21T Power Requirement ZUCXJODC powe

3、r supply from other system This product is a system(s) component. This product does not function properly when independent; to avoid malfunctions, be sure to connect it to the prescribed system component(s), otherwise damage may result. CD TUNER DECKXC-IS21TRRV2148This service manual STEREO POWER AM

4、PLIFIERM-IS21RRV2143 SPEAKER SYSTEMS-IS21RRV2141 System IS-21T Component Service ManualRemarks RadioFans.CN 收音机爱 好者资料库 XC-IS21T 2 1. SAFETY INFORMATION This service manual is intended for qualified service technicians; it is not meant for the casual do-it-yourselfer. Qualified technicians have the n

5、ecessary test equipment and tools, and have been trained to properly and safely repair complex products such as those covered by this manual. Improperly performed repairs can adversely affect the safety and reliability of the product and may void the warranty. If you are not qualified to perform the

6、 repair of this product properly and safely, you should not risk trying to do so and refer the repair to a qualified service technician. WARNING This product contains lead in solder and certain electrical parts contain chemicals which are known to the state of California to cause cancer, birth defec

7、ts or other reproductive harm. Health 1 : System bus communication P29 SYSCLK P46 SYSDATA P47 SYSREQ 2 : Starts the LCD communication P48 LCDCLK P49 LCDCE P50 LCDDATA 3 : Transfer the Function, Volume, BASS and TREBLE data to the volume IC. P27 VOLCE P28 VOLDATA P34 VOLCLK 4 : Initial setting of CD

8、decoder IC P17 CDCLK P18 CDLAT P19 CDDATA 5 : Initialize the TUNER PLL IC P65 TXCE P66 TXODAT P67 TXCLK P68 TXIDAT Does the DECK Head down ? (Is the MODE SW OFF ?) MOTOR ON MOTOR OFF 500 msec. solenoid is ON ? POWER ON Power is ON. Transmit the bus data. Close the CD door. Initialize the DECK. Funct

9、ion : CD (4) Initial setting of CD decoder IC. P22 CDCONT : L Initialize the LCD microcomputer. DECK control IC starts the data transfer. Does CD door open ? Is P9 and P10 at H level ? Perform the following process after one second after the POWER ON. Transfer the Function, Volume, BASS and TREBLE d

10、ata to the volume IC. (3) Perform the following process after 3.9 seconds after the POWER ON. Release the system MUTE. P71 SYSMUTE : H Perform the following process after 4.0 seconds after the POWER ON. Release the speaker relay. P70 SPCONT : H Is three times ? Function : TUNER (5) Initialize the TU

11、NER PLL IC. P64 TXPOW : H 7. GENERAL INFORMATION 7.1 DIAGNOSIS 58 XC-IS21T 7.1.2 SINGLE OPERATION METHOD AF ASSY, W420 (+8v) +8V AF ASSY, W421 (+15v)+15V AF ASSY, W422 (+5.6v)+5.6V AF ASSY, W423 (GND)GND 2. Connect part B of the U-COM ASSY CN105 pin8 (AC), AF ASSYW423 (GND) and frequency oscillator.

12、 (Refer to Fig. 7-1 and 7-2.) Low-frequency oscillator Connect point B frequencylevelGndRemarks U-COM ASSY, CN105 pin8 (AC)50 or 60 HzApprox.2.0 Vrms Note. AF ASSY, W423 (GND)osc GND DC power-supplay Connect point A Voltage (V) Remarks Low-frequency oscillator DC power- supplay VA Jigs and Measuring

13、 instruments Single operation method and frequnency oscilator inputlevel. 1. Connect part A of the AF ASSY W420(+8V),W421 (+15V), W422 (+5.6V), W423(GND) and DC power-supplay. (Refer to Fig. 7-1.) Note: Set up the low-frequncy oscillator level with in the limits of product moves. 59 XC-IS21T Fig. 7-

14、1 W423.GND W422.+5.6V W420.+8V W421.+15V A AF ASSYE U-COM ASSYC Frequency: 50 or 60Hz Level: Approx. 2Vrms OSC GND CN105 pin8 (AC) B SIDE A SIDE A Fig. 7-2 60 XC-IS21T Front Panel Assy 1 1 1 1 1 5 2 3 4 9 4 1 2 2 12 2 2 2 Rear Cover Note : Flexible cables are not removed in the case of the adjustmen

15、t, but remove the Flexible cables to apply in the case of the exchange or repair. Front Panel Assy Flexible Cable Clamper Caution : Style the Flexible Cables as before so that cables may not be put in the Rear Cover when assembling it. CN7 Cutting Pliers Earth Lead Wire Hook off Front Side Bottom Vi

16、ew Earth Lead Wire PC Support AFAssy 1 66 8 8 7 7.1.3 DISASSEMBLY 61 XC-IS21T CD Mechanism Assy 2 Shield Plate CD Mechanism Assy CD Assy CD Assy CD Mechanism Assy Caution : When the CD Assy is pulled out, it is careful of the breaking down of the Flexible Cable. Exchange 1 2 3 3 3 5 5 5 64 2 62 XC-I

17、S21T CD Door Drive BlockDeck Mechanism Unit Remove the CD Door U-COM Assy CD Door Drive Block CD Door AF Assy Independent power supply point Test Point GND +5.6V +15V +8V TEST 2 Exchange 2 2 1 1 1 4 3 3 2 34 2 4 63 XC-IS21T Slide CN7 OPEN/CLOSE CD Door AF Assy FM/AM TUNER Module Remove solder (botto

18、m side) Remove solder (top side) CD Door OPEN/CLOSE When a connector CN7 of AF Assy is removed for the touch sensor system, sensor does not work and CD Door cant open and close. CD Door can open when the land of CN7 at the foil side is short-circuited with the finger. DECK Assy DECK Assy Adjustment

19、Point FM/AM TUNER Module for European model Shield Case is being soldered in the European model. Remove solder in the case such as exchange. VR2701 SPEED DECK Mechanism Unit DECK Assy VR2801 BIAS L VR2802 BIAS R VR2401 REC R VR2402 REC L VR2301 PB L VR2302 PB R Note Exchange, Repair 5 5 6 1 2 8 7 7

20、77 64 XC-IS21T 7.1.4 PCB LOCATION AF ASSY U-COM ASSY R-TERMINAL ASSY TUNER MODULE TX CONECT ASSY DECK ASSY F-TERMINAL ASSY FRONT PANEL ASSY CD CLOSE SW ASSY CD MOTOR ASSY CD OPEN SW ASSY CD ASSY LIGHT-L ASSY LCD ASSY REAR L K D F N G M I E H C J B A 65 XC-IS21T 20191817161514131211 12345678910 10k 1

21、0k 24k 30k 55k 22k 164k 87k 10k 30k30k 123k 260k 26k 260k 13k 56k 174k 56k 1k 24k10k28k5.6k 23.8k 23.8k 123k 15k 147 25p 12p 12p 25p 30k 24k 30k 24k 30k 820k 820k VC VC VC VC VC VCVC VEE VEE VEE VEE VCC VC VCC VCC VREF 1.25V APC LD AMP FOCUS ERROR AMP TRACKING ERROR AMP RF SUMMING AMP RF EQ AMP VC B

22、UFFER VCC LD ON LC / PD RFE RFO FE FE BIAS TE VC EO LD PD A B C D VEE F E EI No.Pin NameI/OFunctionNo.Pin NameI/OFunction 1LDOAPC amplifier output11EO Gain adjust the signal which was input from pin 9. 2PDIAPC amplifier input12VCODC voltage output of (VCC+VEE)/2 3A IRF amplifier and FE amplifier inp

23、ut 13TEO Tracking error amplifier output F-E signal is output. 4B14FE BIASIPin for focus bias adjustment 5C15FEOFocus error amplifier output 6D16RFOORF amplifier output 7VEEGround pin17RFEPin for RF amplifier equalization 8F ITracking error amplifier input. 18LC/PDIBias pin VCC : LC , OPEN : PDIC 9E

24、19LD ONI ON/OFF switching pin of APC amplifier VCC : ON, VEE : OFF 10EI Gain adjust the signal which was input from pin 9. 20VCCPower supply pin Pin Function Block Diagram The information shown in the list is basic information and may not correspond exactly to that shown in the schematic diagrams. C

25、XA1821M (CD ASSY : IC1101) RF AMP. IC 7.2.1 IC 7.2 PARTS 66 XC-IS21T 37 51 49 48 50 17 54 55 56 53 26 25 8 5 6 7 12 13 14 20 1 2 43 42 41 40 39 38 46 44 9 60 21 27 11 22 23 24 32 33 30 31 28 29 70 71 72 77 76 75 16 18 64 1519 61 62 634 79 3 35 36 80 Clock Generator 66 67 Asymmetry Corrector OP-Amp A

26、nalog SW A/D Converter Error Corrector Digital OUT EFM Demodurator XTSL XUGF GFS EMPH WFCK C2PO LRCK PCMD BCK SYSM ADIO TRACKING PWM GENERATOR FOCUS SERVO Over Sampling Digital Filter Digital PLL Digital CLV CPU Interface Servo Auto Sequencer Sub Code Processor 16k RAM D/A Interface Senal-In Interfa

27、ce Timing Logic 3rd-Order Noise Shaper PWMPWM SERVO Interface MIRR DFCT FOK SERVO DSP TRACKING SERVO SLED SERVO PWM GENERATOR FOCUS PWM GENERATOR SLED PWM GENERATOR Servo Block Signal Processor Block DAC Block TES1 TEST XRST RMUT LMUT XTAI XTAO AOUT1 AIN1 LOUT1 AOUT2 AIN2 LOUT2 DOUT SCLK COUT SSTP A

28、TSK MIRR DFCT FOK FFDR FRDR TFDR TRDR SFDR SRDR IGEN VC FE SE TE CE RFDC SQCK SQSC SCOR XLON SPOB SPOA CLOK XLAT DATA SENS LOCK MDP CLTV PCO FILI FILO XPCK BIAS ASYO ASYI RFAC CXD2587Q (CD ASSY : IC1201) SERVO IC Block Diagram 67 XC-IS21T N- o. Pin NameI/OFunctionNo.Pin NameI/OFunction 1SQSOO SubQ 8

29、0-bit, PCM peak and level data output CD TEXT data output 41TEITracking error input 2SQCKIClock input for SQSO readout42CEICenter servo analog input 3XRSTISystem reset Reset when L43RFDCIRF signal input 4SYSMIMute input Mute when H44ADIOOOP amplifier output 5DATAISerial data input from CPU45AVSS0Ana

30、log GND 6XLATI Latch input from CPU Serial data is latched at the falling edge. 46IGENIConstant current input for OP amplifier 7CLOKISerial data transfer clock input from CPU47AVDD0Analog power supply 8SENSOSENS output to CPU48ASYOOEFM full-swing output (L=VSS, H=VDD) 9SCLKIClock input for SENS seri

31、al-data readout49ASYIIAsymmetry comparate voltage input 10VDDDigital power supply50BIASIConstant current input of the asymmetry circuit 11ATSKI/OInput and output for unti-shock51RFACIEFM signal input 12SPOAIMicrocomputer extended interface (input A)52AVSS3Analog GND 13SPOBIMicrocomputer extended int

32、erface (input B)53CLTVIVCO control voltage input for master 14XLONOMicrocomputer extended interface (output)54FILOOFilter output for master PLL (Slave=digital PLL) 15WFCKOWFCK output55FILIIFilter input for master PLL 16XUGFO XUGF output MNT1 and RFCK output by switching the command. 56PCOOCharge pum

33、p output for master PLL 17XPCKO XPLCK output MNT0 output by switching the command. 57AVDD3Analog power supply 18GFSO GFS output MNT3 and XRAOF output by switching the command. 58VSSDigital GND 19C2POO C2PO output GTOP output by switching the command. 59VDDDigital power supply 20SCORO Outputs H when

34、either subcode sync. S0 or S1 is detected. 60DOUTODIGITAL OUT output 21COUTI/OInput and output of track-number count signal61LRCKOD/A interface LR clock output f=Fs 22MIRRI/OMirror signal input and output62PCMDO D/A interface Serial data output (twos complement, MSB first) 23DFCTI/ODefect signal inp

35、ut and output63BCKOD/A interface Bit clock output 24FOKI/OFocus OK signal input and output64EMPHO Outputs H when the playback disc has emphasis, and L when there is no emphasis. 25LOCKI/O GFS is sampled at 460Hz;when GFS is H, this pin outputs H. If GFS is L eight consecutive samples, this pin outpu

36、ts L. Input when LKIN=H. 65XVDDPower supply for master clock 26MDPOServo control output of spindle motor66XTAII Crystal oscillation circuit input Input the external master clock via this pin. 27SSTPIDetection signal input of disc innermost67XTAOOCrystal oscillation circuit output 28SFDRO Sled drive

37、output 68XVSSGND for master clock 29SRDRO69AVDD1Analog power supply 30TFDRO Tracking drive output 70AOUT1OL ch analog output 31TRDRO71AIN1IL ch OP amp. input 32FFDRO Focus drive output 72LOUT1OL ch LINE output 33FRDRO73AVSS1Analog GND 34VSSDigital GND74AVSS2Analog GND 35TESTI TEST pin : normally GND

38、 75LOUT2OR ch LINE output 36TESTI76AIN2IR ch OP amp. input 37XTSLI Crystal selector input L:16.9344MHz , H:33.8688MHz 77AOUT2OR ch analog output 38VCICenter voltage input78AVDD2Analog power supply 39FEIFocus error signal input79RMUTOR ch zero detection flag 40SEISled error signal input80LMUTOL ch ze

39、ro detection flag Pin Function Notes) PCMD is an MSB first. twos complement output. GTOP is used to monitor the frame sync protection status. (High:sync protection window released) XUGF is the negative pulse for the frame sync derived from the EFM signal. It is the signal before sync protection. XPL

40、CK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge of XPLCK and the EFM signal transition point coincide. GFS goes high when the frame sync and the insertion protection timing match. RFCK is derived with the crystal accuracy. This signal has a cycle of 136s. C2PO re

41、presents the data error status. XRAOF is generated when the 16K RAM exceeds the 4F jitter margin. 68 XC-IS21T Pin Function PDG242 (U-COM ASSY : IC5501) System Control IC No. NameI/O Description 1TCRECFIMecha RECF SW 2TCTINOTAPE Tray load in 3TCTOUTOTAPE Tray load out 4LCD POWEROLCD ON/OFF 5LIGHTOLCD

42、 Buck light control 6CDDSW1ICD Door detection Input 1 7CDDSW2ICD Door detection Input 2 8STBYLEDOStandby LED control 9CDDSW3ICD Door detection Input 3 10CDDSW4ICD Door detection Input 4 11CDCOLSEOCD Door close drive output 12CDOPENOCD Door open drive output 13CD LDONICD laser diode control output 14

43、CDINSIDICD inside SW input 15CDSCLKOCD automatick adjustment input clok 16CDSENSICD LSI replay (GFS, FOK) 17CDCLKOCD LSI clock 18CDLATOCD LSI latch 19CDDATAOCD LSI data 20CDSYSMOCD decoder mute control 21CDRESETOCD LSI reset 22CDCONTOCD LSI power control 23CDMUTEOCD mute control 24LINE2 MUTEOLine2 m

44、ute control 25LINE1 MUTEOLine1 mute control 26LINE CONTOLine ATT control 27VOLCEOE-Volume LSI chip enabled 28VOLDATAOE-Volume LSI data 29SCLKOSystem bus clock 30RST-Reset 31EXTAL-Oscillator pulses 32XTAL-( 12MHz) 33Vss-GNDD 34VOLCLKOE-Volume LSI clock 35SYSPOWOSystem power control 36AVSS-GNDD 37AVRE

45、F-+5V 38KEY1OKey input 39KEY2OKey input 40KEY3OKey input No.NameI/O Description 41PROTECTOProtect detection input 42SIMUKEOModel type select input 43ST/TUNEOTX STREO/TUNED input 44JOGINOMulti JOG input 45- 46SDATAI/O Systembus data 47SREQI/O Systembus reqest 48LCDCLKOLCD micro computer clock 49LCDCE

46、OLCD micro computer CE 50LCDDATOLCD micro computer data 51CDSQCKOCD SUBQ clock 52CDSQSOICD SUBQ data input 53LCDRSTOLCD micro computer reset control 54TOUCHITouch sencer input 55MSIMS Signal input 56- 57RDSDATAIRDS data input 58PDSPOWORDS power control 59BEEPObeep control 60ACPULSIAC puls input 61RE

47、MINIRemote control input 62CDSCORICD SUBQ level input 63RDSSCLKIRDS clock input 64TXPOWOTX poer control 65TXCEOTX LSI chip enabled 66TXODATOTX LSI data output 67TXCLKOTX LSI clock 68TXIDATITX LSI data input 69TXMUTEOTX mute control 70SPCONTOSpeaker relay control 71SYSMUTEOSystem mute control 72VDD-+5.0V 73NC- 74TCSENSIReel pulse 75EXPCEOEXPIC for CE control 76TCOPENOTray open SW 77TCCLOSEOTray close SW 78TCHALFIMechanism HALF SW 79TCMODEIMechanism mode SW 80TCRECRIMechanism RECR SW 69 XC-IS21T 70 XC-IS21T 22 8.1 PANEL FACILITIES 8. PANEL FACILITIES AND SPECIFICATIONS Front P