QSC-PLD4_3-pwr-sm 电路图 维修手册.pdf
《QSC-PLD4_3-pwr-sm 电路图 维修手册.pdf》由会员分享,可在线阅读,更多相关《QSC-PLD4_3-pwr-sm 电路图 维修手册.pdf(83页珍藏版)》请在收音机爱好者资料库上搜索。
1、AC ENTERS BLOCK THROUGH WIRES. FILTERED LINE AND NEUTRAL GO TO PFC SUPPLY THROUGH WIRES. ANOTHER WIRE GOES TO REAR PANEL SWITCH, THEN TO TOPSWITCH. +17V: RAW FROM TOPSWITCH PLUMBING SIGNALS:GROUND SCHEDULE: VDD: MAIN AMP RAIL HIGH (+147V) VSS: MAIN AMP RAIL LOW (-147V) -15V: LINEAR REG FROM -17V +3.
2、3VA: LINEAR REG FROM +5VA +5VA: REGULATED FROM TOPSWITCH DIG1: MISC AMP CIRCUITRY (STAR TO DIG1) -17V: RAW FROM TOPSWITCH +15V; LINEAR REG FROM +17V 7: DC-DC PSU HEATSINK TO PRI_LO 6: PFC 2.5KW - NEVER DNI DNI FOR 2.5KWTOPSWITCH SUPPLY, VAC MONITOR, FAN DRIVE 2 PHASE PFC - DNI 1 PHASE FOR 2.5KW AMP
3、OUTPUT COMES FROM WIRES REF DES DECODER: 1. THIS DRAWING USED IN CONJUNCTION WITH FABRICATION DRAWING PC-220003-00. OUTPUT RELAYS AND CONNECTORS 5: HOUSEKEEPING 4: LINE FILTER 3: OUTPUT BOARD 2: AMPLIFIER 1: DIGITAL FIRST NUMBER INDICATES SECTION SIG1: LOW VOLTAGE (DIGITAL) GROUND PWR1: HIGH VOLTAGE
4、 CHASSIS3: OUTPUT BOARD CHASSIS2: AMP FEED THRU CAPS CHASSIS1: LINE FILTER A7-10-13PRODUCTION RELEASE PER ECO 12962 AC D PLD 4.3 MAIN AMPLIFIER DAVID G DREVISE PER ECO 13457 AC2-7-14 6-21-13JOHN R SH-220003-00 31AR-220003-00.ZIPNONE 6-27-13 7-11-13 SUBVERSION DENISE D DD BLOCK_NUM=1 NA NA BLOCK_NUM=
5、5 PAGE NAME BLOCK_NUM=7 BLOCK_NUM=6 SUBDESIGN_SUFFIX=11 BLOCK_NUM=7 SUBDESIGN_SUFFIX=12 BLOCK_NUM=3 NA NA NA 0 NA 0 NA NA 0 BLOCK_NUM=4 0 BLOCK_NUM=2 MTG8 SN2SN3SN4SN5SN6 R7 R6 R5 R4 SI1 FP4FP3FP2FP1 BT2BT1AI1 MTG9 MTG7 MTG6 MTG5 MTG4 MTG3 MTG2 MTG1 SN1 VMON_CH3REF DCDC_DRIVE_LO_P2 AMP_TEMP1 AMP_SYN
6、C CONTROL_REF AMP_SD IMON_CH2REF VMON_CH3 VMON_CH3REF AMP_CH4GND_DIG PSU_REF VAC_MON DC_FAULT_L AMP_OC AMP_TEMP2REF DCDC_DRIVE_HI_P2 DCDC_DRIVE_LO_P1 PSU_ENABLE DCDC_DRIVE_HI_P1 FAN_TACH VMON_CH4REF IMON_CH3REF VMON_CH4 IMON_CH4 AMP_CH3- AMP_CH3+ AMP_CH1GND_DIG AMP_CH1- AMP_CH1+ VMON_CH2 IMON_CH1REF
7、 VMON_CH1REF IMON_CH1 VMON_CH1 IMON_CH3 IMON_CH2 VMON_CH2REFAMP_CH2+ AMP_CH2- AMP_CH2GND_DIG AMP_CH3GND_DIG RELAY_CONTROL AMP_CH4- AMP_CH4+ AMP_TEMP2 AMP_TEMP1REF AMP_TEMP1 IMON_CH4REF PSU_TEMPREF FAN_PWM MAIN_RELAY_H INRUSH_RELAY_HPSU_TEMP AMP_TEMP2REF VMON_CH4REF VMON_CH4 IMON_CH2REF IMON_CH1REF I
8、MON_CH2 FAN_TACH +12VLOWVBOOST VAC_MON AMP_TEMP1REF NEUT_HK FAN_PWM PSU_TEMPREF PSU_REF PSU_TEMP AMP_TEMP2 DCDC_GATE_LO DC_FAULT_L DCDC_DRIVE_LO_P1 VBOOST DCDC_DRIVE_HI_P1 DCDC_DRIVE_HI_P2 DCDC_DRIVE_LO_P2 NEUT DCDC_GATE_LO VMON_CH3 VMON_CH2REF VMON_CH1 IMON_CH3REF IMON_CH3 IMON_CH1 AMP_OC AMP_CH1GN
9、D_AMP AMP_CH4GND_AMP AMP_CH3GND_AMP NEUT IMON_CH4 VMON_CH1REF VMON_CH2 AMP_CH2GND_AMP IMON_CH4REF 1 1 1 1 1 1 1 1 +5VA_IC (0.1A) +15V (0.2A) +12VLOW (0.6A) -17V (0.65A, FAN) -15V (0.2A) P2 (SEC GND) +3.3VD (4.55A) +17V (0.65A, FAN) OUTPUTS: CONSUMES: +15V: 5MA -15V: 5MA HOUSEKEEPING INPUTS: PRI_LO P
10、RI_BIAS PRI_HI LINE_HK FAN_TACH +12VLOW VBOOST VAC_MON AMP_TEMP1 AMP_TEMP1REF NEUT_HK FAN_PWM PSU_TEMPREF PSU_REF AMP_TEMP2REF PSU_TEMP AMP_TEMP2 SI_Target 1 Panel_Fiducial 1 Panel_Fiducial 1 Panel_Fiducial 1 Panel_Fiducial 1 Board_Target 1 Board_Target 1 AI Target 1 4CH_AMP_OUTPUT P1 P1A1 P1 P1A1 L
11、INE_FILTER GND_CHASSIS1 A1 P1 P1 A1 RELAY CONTROL 2 PARALLELS 2 AND 3 ETC. RELAY CONTROL 7 IS FOR NL4 BRIDGE ONLY! RELAY CONTROL 1 PARALLELS 1 AND 2 +3.3VA AMP_DIGITAL_TOP AMPLIFIER CONTROL/TELEMETRY +5VA USES NETS: +15V, -15V GENERATES NETS: GND_SIG1 +1.2VD PSU CONTROL/TELEMETRY INRUSH_RELAY_H MAIN
12、_RELAY_H PSU_ENABLE DCDC_DRIVE_LO_P1 DCDC_DRIVE_HI_P2 DCDC_DRIVE_LO_P2 FAN_TACH DC_FAULT_L AMP_OC PSU_TEMP BRIDGE_RELAY_H FAN_PWM PSU_TEMPREF IMON_CH4_REF AMP_TEMP1 AMP_TEMP1REF AMP_TEMP2 AMP_CH4+ AMP_CH4- RELAY_CONTROL AMP_CH3GND AMP_CH2GND AMP_CH2- AMP_CH2+VMON_CH2_REF IMON_CH2 IMON_CH3 VMON_CH1 I
13、MON_CH1 VMON_CH1_REF IMON_CH1_REF VMON_CH2 AMP_CH1+ AMP_CH1- AMP_CH1GND AMP_CH3+ AMP_CH3- IMON_CH4 VMON_CH4 IMON_CH3_REF VMON_CH4_REF DCDC_DRIVE_HI_P1 AMP_TEMP2REF VAC_MON PSU_REF AMP_CH4GND VMON_CH3_REF VMON_CH3 IMON_CH2_REF AMP_SHUTDOWN CONTROL_REF AMP_SYNC +15V 35.8MA PRI_LO P2 (SEC GND) VSS (-15
14、0V) VDD (+150V) DCDC DCDC_DRIVE_LO DCDC_DRIVE_HI VBOOSTDCDC_GATE_LO GND_SIG1 RELAYS: 92MA PEAK, 75MA RUN FROM +/- 15V BOOST_SUPPLY PRI_BIAS: 55.5MA PRI_HI; PRI_LO PSU_ENABLE MAIN_RELAY VBOOST NEUTINRUSH_RELAY DCDC_GATE_LO +15V 35.8MA PRI_LO P2 (SEC GND) VSS (-150V) VDD (+150V) DCDC DCDC_DRIVE_LO DCD
15、C_DRIVE_HI VBOOSTDCDC_GATE_LO AMP_TOP AMP_PARALLEL_ENABLE AMP_SHUTDOWN AMP_CONTROL_REF AMP_CH2+ AMP_CH3GND AMP_CH4GND VMON_CH3 VMON_CH2_REF VMON_CH2 VMON_CH1_REF VMON_CH1 IMON_CH4_REF IMON_CH4 IMON_CH3_REF IMON_CH3 IMON_CH2_REF IMON_CH2 IMON_CH1_REF IMON_CH1 AMP_OC AMP_CH1+ +12VLOW AMP_CH1- AMP_CH1G
16、ND AMP_CH2- AMP_CH2GND AMP_CH4+ AMP_CH4- AMP_CH3+ AMP_CH3- VMON_CH3_REF VMON_CH4 VMON_CH4_REF DC_FAULT_L SYNC VDD VSS PRI_LO C2 COSTA MESA, CA 92626 USA 1675 MACARTHUR BOULEVARD QSC AUDIO PRODUCTS, LLC. NOTES: UNLESS OTHERWISE SPECIFIED C OF QSC AUDIO PRODUCTS, THAT MAY NOT BE DISCLOSED, REPRODUCED
17、OR USED INFORMATION WHICH IS THE PROPERTY THIS DOCUMENT CONTAINS PROPRIETARY C 43 EFF. DATECHK REVISIONS REVDESCRIPTION D B A B D 4321 WITHOUT EXPRESS WRITTEN CONSENT FROM QSC AUDIO PRODUCTS. REV APPROVED/DATE SHEET 1 OF DWG NO. CONTRACT NO. 00PW4 CAGE CODE C SIZE SCALE 2 A SCHEMATIC DIAGRAM 1 DATE
18、ISSUED APPROVALS SEED FILE NO. SVN PATH PLOT DATE: CHECKED DRAWN RadioFans.CN 收音机爱 好者资料库 NC IN 4CH NC IN 4CH RELAY CONTROL 2 PARALLELS CHANNEL 2 AND 3 RELAY CONTROL 4 PARALLELS CHANNEL 5 AND 6 THE INTENT IS THAT RELAY CONTROL 1 PARALLELS CH 1 AND 2 RELAY CONTROL 5 PARALLELS CHANNEL 6 AND 7 AND IS FO
19、R THE BRIGDE RELAY FOR NL4SRELAY CONTROL 6 PARALLELS CHANNEL 7 AND 8 PIN5,6,9 CHASSIS GROUND AT SPEAKER OUTPUT BOARD AUDIO_TDM_IN2 IS ONLY ON 8CH AMPS NC IN 4CH TO BOM MANUALLY ADD WC-000398-00 RELAY CONTROL 3 PARALLELS CHANNEL 3 AND 4 2 OF 31 amp_digital_top NONEAR-220003-00.ZIP SH-220003-00D 10K 1
20、 PCNT1 PCNT 10K NA 4 1 1/16W 1/16W 0 NA 100 1 PCNT 1/16W 10K 3 10K 1 PCNT 1/16W 1 PCNT 10K 1/16W 1 PCNT 0.01UF 10 PCNT 25V 2 4 5 6 8 6 5 2 1 2 3 4 3 10 PCNT 0.1UF 16V PAGE NAME BAT54S 1 7 10K 1 PCNT 1/16W 1/16W 1 PCNT 10K 1/16W 1 PCNT 75 1/16W 1 PCNT 75 1/16W 1 PCNT 75 1/16W 1 PCNT 75 1/16W 1 PCNT 7
21、5 1/16W 10 PCNT 0.01UF 25V 10 PCNT 0.01UF 25V 10 PCNT 0.01UF 25V 10 PCNT 0.01UF 25V R140 TN110 TP12 TP13 R142 TP112 C140 R120R139 C139 R119R138 C138 R118R136 C137 R133R124 R125 TP14 TP16 TP15 TP17 TP18 TP19 J13A J13A J13A TN16 TN123 TN124 TP11 SG16 SG17 SG18 SG19 J13A TN14 TN15 TN17 J13A J13A J13A J
22、13A J13A J13A TN18 TN19 D110 TP111 TP110 C151 R141 R137 C141 R121 TN12 TN11 SN11 AMP_CH1- AMP_CH2GND INRUSH_RELAY_H PSU_ENABLE CONTROL_REF NYQUIST_ADC_RESET_L 8CHDAC_RESET_L AMUX_CBUS PSU_ENABLE DCDC_DRIVE_LO_P1 INRUSH_RELAY_H PSU_REF FPGA_CS_L FAN_TACH AMP_SYNC VMON_CH1_REF AMP_CH3GND AMP_CH1GND AM
23、P_CH4GND IMON_CH4_REF VMON_CH4_REF IMON_CH2_REF IMON_CH3_REF VMON_CH2_REF VMON_CH3_REF IMON_CH1_REF BRIDGE_RELAY_H MAIN_RELAY_H AMP_SYNC_OUT FAN_TACH_IN AMP_OC SYSTEM_RESET_L FAN_TACH_OUT FAN_PWM NYQUIST_ADC_RESET_L MOSIAUDIO_MCLK AUDIO_TDM_OUT MISO AUDIO_LRCKSCLK DC_FAULT_L AUDIO_SCLK AMP_TEMP2REF
24、AMP_TEMP2 AMP_TEMP1REF AMP_TEMP1 VMON_CH2 AUDIO_MCLK AUDIO_LRCK AUDIO_SCLK AMP_CH4- AUDIO_TDM_IN1 AUDIO_TDM_IN2 VAC_MON PSU_TEMPREF AMP_CH2+ PSU_TEMP SCLKMISO IMON_CH3 VMON_CH4 IMON_CH4 AMP_CH3- AMP_CH3+ INST_ADC_CS_L AUDIO_TDM_IN1 AUDIO_TDM_IN2 MOSI FPGA_CS_L SCLK DAC_CS_L AUDIO_TDM_OUT SYSTEM_RESE
- 配套讲稿:
如PPT文件的首页显示word图标,表示该PPT已包含配套word讲稿。双击word图标可打开word文档。
- 特殊限制:
部分文档作品中含有的国旗、国徽等图片,仅作为作品整体效果示例展示,禁止商用。设计者仅对作品中独创性部分享有著作权。
- 关 键 词:
- QSC-PLD4_3-pwr-sm 电路图 维修手册 QSC PLD4_3 pwr sm 维修 手册
收音机爱好者资料库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。



Marshall-9100-62-02-Schematic电路原理图.pdf


